Datasheet
DS90UH926Q
www.ti.com
SNLS337J –OCTOBER 2010–REVISED APRIL 2013
AC Electrical Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
(1)(2)(3)
Symbol Parameter Conditions Pin/Freq. Min Typ Max Units
GPIO BIT RATE
Forward Channel Bit Rate 0.25*f Mbps
f = 5 – 85MHz,
B
R
See
(4)(5)
GPIO[3:0]
Back Channel Bit Rate >50 >75 kbps
CML MONITOR DRIVER OUTPUT AC SPECIFICATIONS
Differential Output Eye Opening
R
L
= 100Ω, CMLOUTP,
E
W
0.3 0.4 UI
Width
(6)
Jitter Freq >f / 40 CMLOUTN,
Figure 3
(4)(5)
f = 85MHz
E
H
Differential Output Eye Height 200 300 mV
SWITCHING CHARACTERISTICS
t
RCP
PCLK Output Period t
RCP
= t
TCP
11.76 T 200 ns
PCLK
t
RDC
PCLK Output Duty Cycle 45 50 55 %
V
DDIO
= 1.71 - 1.89V,
2 3 ns
LVCMOS Low-to-High Transition
C
L
= 12pF
t
CLH
Time
V
DDIO
= 3.0 – 3.6V,
Figure 4
2 3 ns
C
L
= 12pF
V
DDIO
= 1.71 - 1.89V,
R[7:0], G[7:0],
2 3 ns
LVCMOS High-to-Low Transition
C
L
= 12pF
B[7:0], HS,
t
CHL
Time
VS, DE,
V
DDIO
= 3.0 – 3.6V,
Figure 4
2 3 ns
PCLK, LOCK,
C
L
= 12pF
PASS, MCLK,
V
DDIO
= 1.71 - 1.89V,
Data Valid before PCLK – Setup
I2S_CLK,
2.2 ns
C
L
= 12pF
Time
I2S_WC,
t
ROS
SSCG = OFF
I2S_DA,
V
DDIO
= 3.0 – 3.6V,
2.2 ns
Figure 7
I2S_DB
C
L
= 12pF
V
DDIO
= 1.71 - 1.89V,
Data Valid after PCLK – Hold
3.0 ns
C
L
= 12pF
Time
t
ROH
SSCG = OFF
V
DDIO
= 3.0 – 3.6V,
3.0 ns
Figure 7
C
L
= 12pF
R[7:0], G[7:0],
10 ns
B[7:0]
HS, VS, DE,
PCLK, LOCK, 15 ns
Active to OFF Delay PASS
t
XZR
OEN = L, OSS_SEL = H
Figure 6
(4)(5)
MCLK,
I2S_CLK,
I2S_WC, 60 ns
I2S_DA,
I2S_DB
Lock Time
t
DDLT
SSCG = OFF f = 5 – 85MHz 5 40 ms
Figure 6
(4)(5)(7)
t
DD
Delay – Latency
(4)(5)
f = 5 – 85MHz 147*T ns
(1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
(2) Typical values represent most likely parametric norms at V
DD
= 3.3V, Ta = +25 degC, and at the Recommended Operation Conditions at
the time of product characterization and are not ensured.
(3) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground
except VOD and ΔVOD, which are differential voltages.
(4) Specification is ensured by characterization and is not tested in production.
(5) Specification is ensured by design and is not tested in production.
(6) UI – Unit Interval is equivalent to one serialized data bit width (1UI = 1 / 35*PCLK). The UI scales with PCLK frequency.
(7) t
DDLT
is the time required by the device to obtain lock when exiting power-down state with an active serial stream.
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: DS90UH926Q