Datasheet

DS90UH926Q
SNLS337J –OCTOBER 2010–REVISED APRIL 2013 www.ti.com
CML INTERCONNECT GUIDELINES
See AN-1108 (SNLA008) and AN-905 (SNLA035) for full details.
• Use 100Ω coupled differential pairs
• Use the S/2S/3S rule in spacings
– S = space between the pair
– 2S = space between pairs
– 3S = space to LVCMOS signal
• Minimize the number of Vias
• Use differential connectors when operating above 500 Mbps line speed
• Maintain balance of the traces
• Minimize skew within the pair
Additional general guidance can be found in the LVDS Owner’s Manual - available in PDF format from the TI
web site at: www.ti.com/lvds
Revision
• March 7, 2012
– Deleted “DC Electrical Characteristics” PDB VDDIO = 1.71 to 1.89V
– Added under “SUPPLY CURRENT I
DDZ, DDIOZ
, I
DDIOZ
Max = 10mA
– Added under “CML MONITOR DRIVER OUTPUT AC SPECIFICATIONS” E
W
Min = 0.3 UI AND E
H
Min =
200 mV
– Added “INTERRUPT PIN — FUNCTIONAL DESCRIPTION AND USAGE (INTB)” under Functional
Description section
– Updated "POWER DOWN (PDB) description under Functional Description from VDDIO to VDDIO = 3.0 to
3.6V or V
DD33
– Updated “Figure 23. Typical Connection Diagram”
• Aug 6, 2012
– Corrected Table 4: Configuration Select (MODE_SEL) #6 I2S Channel B (18–bit Mode) from L to H
– Corrected typo in table “DC and AC Serial Control Bus Characteristics” from VDDIO to VDD33
– Added Recommended FRC settings table
– Added “When backward compatible mode = ON, set LFMODE = 0” under Functional Description.
Reformatted Table 4 and added clarification to notes. Added clarification to notes on Table 9 Serial
Control Bus Registers, address 0x02[3:0] (backwards compatible and LFMODE registers).
– Added “Note: Do not enable SSCG feature if PCLK source into the SER has an SSC clock already.” under
Functional Description, EMI REDUCTION FEATURES, Spread Spectrum Clock Generation (SSCG)
50 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UH926Q