Datasheet
DS90UH926Q
www.ti.com
SNLS337J –OCTOBER 2010–REVISED APRIL 2013
Table 9. Serial Control Bus Registers (continued)
ADD ADD Register Bit(s) Register Default Function Descriptions
(dec) (hex) Name Type (hex)
192 0xC0 HDCP_DBG 7:4 0x00 Reserved
3 R RGB_CHK Enable RBG video line checksum.
SUM_EN 1: Enables sending of ones-complement checksum for
each 8-bit RBG data channel following end of each video
data line.
0: Checksum disabled
Set via the HDCP_DBG register in the HDCP Transmitter.
2 R FC_TEST Frame Counter Testmode:
MODE 1: Speeds up frame counter used for Pj and Ri verification.
When set to a 1, Pj is computed every 2 frames and Ri is
computed every 16 frames.
0: Pj is computed every 16 frames and Ri is computed
every 128 frames.
Set via the HDCP_DBG register in the HDCP Transmitter.
1 R TMR_ Timer Speedup:
SPEEDUP 1: Speed up HDCP authentication timers.
0: Standard authentication timing
Set via the HDCP_DBG register in the HDCP Transmitter.
0 R HDCP_I2C HDCP I2C Fast mode Enable:
_FAST 1: Enable the HDCP I2C Master in the HDCP Receiver to
operation with Fast mode timing.
0:Tthe I2C Master will operate with Standard mode timing.
Set via the HDCP_DBG register in the HDCP Transmitter.
193 0xC1 HDCP_DBG2 7:2 0x00 Reserved
1 RW NO_ No Decrypt:
DECRYPT 1: The HDCP Receiver outputs the encrypted data on the
RGB pins. All other functions will work normally. This
provides a simple way of showing that the link is
encrypted.
0: Normal Operation
0 Reserved
196 0xC4 HDCP Status 7:2 0x00 Reserved
1 R RGB_CHK RGB Checksum Error Detected:
SUM_ERR If RGB Checksum in enabled through the HDCP
Transmitter HDCP_DBG register, this bit will indicate if a
checksum error is detected. This register may be cleared
by writing any value to this register.
0 R HDCP HDCP Authenticated:
Status Indicates the HDCP authentication has completed
successfully. The controller may now send video data
requiring content protection. This bit will be cleared if
authentication is lost or if the controller restarts
authentication.
224 0xE0 RPTR TX0 7:1 R 0x0 HDCP Serializer Port 0 I2C Address:
Serializer Indicates the I2C address for the Repeater Serializer Port.
Port 0
0 R Serializer Port 0 Valid:
Address
Indicates that the HDCP Repeater has a Serializer port at
the I2C Address identified by upper 7 bits of this register.
225 0xE1 RPTR TX1 7:1 R 0x00 HDCP Serializer Port 1 I2C Address: Indicates the I2C address
Serializer for the Repeater Serializer Port.
Port 1
0 R Serializer Port 1 Valid: Indicates that the HDCP Repeater
Address
has a Serializer port at the I2C Address identified by upper
7 bits of this register.
226 0xE2 RPTR TX2 7:1 0x00 HDCP Serializer Port 2 I2C Address: Indicates the I2C address
Serializer for the Repeater Serializer Port.
Port 2
0 R Serializer Port 2 Valid: Indicates that the HDCP Repeater
Address
has a Serializer port at the I2C Address identified by upper
7 bits of this register.
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 41
Product Folder Links: DS90UH926Q