Datasheet

DS90UH926Q
www.ti.com SNLS337J –OCTOBER 2010–REVISED APRIL 2013
Table 9. Serial Control Bus Registers (continued)
ADD ADD Register Bit(s) Register Default Function Descriptions
(dec) (hex) Name Type (hex)
36 0x24 BIST Control 7:4 0x08 Reserved
3 RW BIST Pin BIST Configured through Pin
Config 1: BIST configured through pin
0: BIST configured through register bit
2:1 RW BIST Clock BIST Clock Source
Source 00: External Pixel Clock
01: 33 MHz Oscillator
10: Reserved
11: 25 MHz Oscillator
0 RW BIST BIST Control
Enable 1: Enabled
0: Disabled
37 0x25 BIST Error 7:0 R 0x00 BIST Error BIST Error Count
Count
38 0x26 SCL High 7:0 RW 0x83 SCL High I2C Master SCL High Time
Time Time This field configures the high pulse width of the SCL output
when the Deserializer is the Master on the local I2C bus.
Units are 50 ns for the nominal oscillator clock frequency.
The default value is set to provide a minimum 5us SCL
high time with the internal oscillator clock running at
26MHz rather than the nominal 20MHz.
39 0x27 SCL Low Time 7:0 RW 0x84 SCL Low I2C SCL Low Time
Time This field configures the low pulse width of the SCL output
when the De-Serializer is the Master on the local I2C bus.
This value is also used as the SDA setup time by the I2C
Slave for providing data prior to releasing SCL during
accesses over the Bidirectional Control Channel. Units are
50 ns for the nominal oscillator clock frequency. The
default value is set to provide a minimum 5us SCL low
time with the internal oscillator clock running at 26MHz
rather than the nominal 20MHz.
41 0x29 FRC Control 7 RW 0x00 Timing Select display timing mode
Mode 0: DE only Mode
Select 1: Sync Mode (VS,HS)
6 RW VS Polarity 0: Active High
1: Active Low
5 RW HS Polarity 0: Active High
1: Active Low
4 RW DE Polarity 0: Active High
1: Active Low
3 RW FRC2 0: FRC2 Disable
Enable 1: FRC2 Enable
2 RW FRC1 0: FRC1 Disable
Enable 1: FRC1 Enable
1 RW Hi-FRC 2 0: Hi-FRC2 Enable
Disable 1: Hi-FRC2 Disable
0 RW Hi-FRC 1 0: Hi-FRC1 Enable
Disable 1: Hi-FRC1 Disable
42 0x2A White Balance 7:6 RW 0x00 Page 00: Configuration Registers
Control Setting 01: Red LUT
10: Green LUT
11: Blue LUT
5 RW White 0: White Balance Disable
Balance 1: White Balance Enable
Enable
4 RW LUT Reload 0: Reload Disable
Enable 1: Reload Enable
3:0 Reserved
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 37
Product Folder Links: DS90UH926Q