Datasheet
DS90UB913Q, DS90UB914Q
SNLS420B –JULY 2012–REVISED APRIL 2013
www.ti.com
Table 2. DS90UB914Q Control Registers (continued)
Addr
Name Bits Field R/W Default Description
(Hex)
Allows overriding OEN and OSS select coming
from Pins
OEN_OSS
7 RW 0 1: Overrides OEN/OSS_SEL selected by pins
Override
0: Does NOT override OEN/OSS_SEL select
by pins
6 OEN Select RW 0 OEN configuration from register
5 OSS Select R 0 OSS_SEL configuration from register
Allows overriding mode select bits coming from
MODE_OVERRID back-channel
4 RW 0
E 1: Overrides MODE select bits
0: Does not override MODE select bits
PIN_MODE_12–bit Status of mode select pin
Mode and OSS
3 R 0
0x1F
HF mode
Select
PIN_MODE_10 bit Status of mode select pin
2 R 0
mode
Selects 12 bit high frequency mode. This bit is
automatically updated by the mode settings
MODE_12–bit High
1 RW 0 from RX unless MODE_OVERRIDE is SET
Frequency
1: 12 bit high frequency mode is selected.
0: 12 bit high frequency mode is not selected.
Selects 10 bit mode. This bit is automatically
updated by the mode settings from RX unless
MODE_10–bit
0 RW 0 MODE_OVERRIDE is SET
mode
1: Enables 10 bit mode.
0: Disables 10 bit mode.
The watchdog timer allows termination of a
control channel transaction if it fails to complete
BCC Watchdog within a programmed amount of time. This field
7:1 RW 0
timer sets the Bidirectional Control Channel
Watchdog Timeout value in units of 2ms. This
BCC Watchdog
0x20
field should not be set to 0.
Control
Disable Bidirectional Control Channel
BCC Watchdog Watchdog Timer
0 RW 0
Timer Disable 1: Disables BCC Watchdog Timer operation
0: Enables BCC Watchdog Timer operation
I2C Pass-Through All Transactions
I
2
C pass through
7 RW 0 0: Disabled
all
1: Enabled
Internal SDA Hold Time This field configures
the amount of internal hold time provided for
0x21 I
2
C Control 1 6:4 I
2
C SDA Hold RW 0
the SDA input relative to the SCL input. Units
are 50ns.
I
2
C Glitch Filter Depth This field configures the
3:0 I
2
C Filter Depth RW 0 maximum width of glitch pulses on the SCL and
SDA inputs that will be rejected. Units are 10ns.
34 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB913Q DS90UB914Q