Datasheet

1 / fmod
F
PCLK+
F
PCLK-
fdev
fdev (max)
fdev (min)
F
PCLK
Frequency
Time
1E+04
JITTER FREQUENCY (Hz)
0.45
JITTER AMPLITUDE (UI)
1E+05 1E+06 1E+07
0.50
0.55
0.60
0.65
DS90UB913Q, DS90UB914Q
www.ti.com SNLS420B –JULY 2012–REVISED APRIL 2013
Figure 22. Typical Deserializer Input Jitter Tolerance Curve at 1.4Gbps Line Rate
Figure 23. Spread Spectrum Clock Output Profile
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Links: DS90UB913Q DS90UB914Q