Datasheet

DS90LV032A
SNLS011C –JULY 1999–REVISED APRIL 2013 www.ti.com
PARAMETER MEASUREMENT INFORMATION (continued)
C
L
includes load and test jig capacitance.
S
1
= V
CC
for t
PZL
, and t
PLZ
measurements.
S
1
= GND for t
PZH
and t
PHZ
measurements.
Figure 3. Receiver TRI-STATE Delay Test Circuit
Figure 4. Receiver TRI-STATE Delay Waveforms
TYPICAL APPLICATION
Balanced System
Figure 5. Point-to-Point Application
6 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: DS90LV032A