Datasheet
Table Of Contents
- Features
- Description
- Absolute Maximum Ratings
- Recommended Operating Conditions
- Electrical Characteristics
- Recommended Transmitter Input Characteristics
- Transmitter Switching Characteristics
- Receiver Switching Characteristics
- Chipset RSKM Characteristics
- AC Timing Diagrams
- Applications Information
- NEW FEATURES DESCRIPTION
- CLOCK JITTER
- RSKM - RECEIVER SKEW MARGIN
- RSKMD - RECEIVER SKEW MARGIN WITH DESKEW
- POWER DOWN
- CONFIGURATIONS
- CABLE TERMINATION
- HOW TO CONFIGURE FOR BACKPLANE APPLICATIONS
- HOW TO CONFIGURE FOR CABLE INTERCONNECT APPLICATIONS
- SUPPLY BYPASS RECOMMENDATIONS
- INPUT SIGNAL QUALITY REQUIREMENTS - TRANSMITTER
- UNUSED LVDS OUTPUTS
- RECEIVER OUTPUT DRIVE STRENGTH
- LVDS INTERCONNECT GUIDELINES
- Typical Data Rate vs Cable Length Curve
- Data Rate vs Cable Length Test Procedure
- Revision History
DS90CR483A, DS90CR484A
www.ti.com
SNLS291A –APRIL 2008–REVISED APRIL 2013
Figure 10. DS90CR484A (Receiver) Phase Lock Loop Set Time
Figure 11. DS90CR483A (Transmitter) Power Down Delay
Figure 12. DS90CR484A (Receiver) Power Down Delay
Copyright © 2008–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: DS90CR483A DS90CR484A