Datasheet

DS90CR215, DS90CR216
SNLS129D –MARCH 1999–REVISED APRIL 2013 www.ti.com
C—Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and
max
Tppos—Transmitter output pulse position (min and max)
RSKM ≥ Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) + ISI (Inter-symbol interference)
Cable Skew—typicaIIy 10 ps–40 ps per foot, media dependent
Cycle-to-cycle jitter is less than 250 ps
ISI is dependent on interconnect length; may be zero
Figure 22. Receiver LVDS Input Skew Margin
12 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: DS90CR215 DS90CR216