AC Timing Diagrams (Continued)
DS012887-15
FIGURE 13. Seven Bits of LVDS in Once Clock Cycle
DS012887-16
FIGURE 14. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs
DS012887-17
FIGURE 15. Transmitter Power Down Delay
DS90C383/DS90CF384
www.national.com9
