Datasheet
DS90CF364A, DS90CF384A
SNLS040I –JUNE 2000–REVISED APRIL 2013
www.ti.com
Figure 10. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CF384A
Figure 11. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CF364A
Figure 12. DS90CF384A/DS90CF364A (Receiver) Power Down Delay
8 Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: DS90CF364A DS90CF384A