AC Timing Diagrams (Continued)
DS100033-14
FIGURE 8. DS90CF383 (Transmitter) Phase Lock Loop Set Time
DS100033-16
FIGURE 9. Seven Bits of LVDS in Once Clock Cycle
DS100033-17
FIGURE 10. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs
DS90CF383
www.national.com 6
