Datasheet

0 20 40 60 80 100 120 140 160
FREQUENCY (MHz)
0
100
200
300
400
500
600
I
CC
(mA)
Worst Case
(max)
Incr. Pattern
(max)
Worst Case
(typ)
Incr. Pattern
(typ)
TCLKIN
TXOD, TXED
TXOE, TXEE
TXOB, TXEB
TXOC, TXEC
TXOA, TXEA
S2CLK
SCL:SD
S2DAT
Data in
|| | | |
SU:STA
SCD:TR
f
SC
HD:STO
SD:SC
S2DAT
Data out
SC:LOW
SC:HIGH
SCD:TF
HD:STA
SC:SD
DS90C3202
SNLS191D –APRIL 2005–REVISED APRIL 2013 www.ti.com
AC Timing Diagrams
Figure 3. Two-Wire Serial Communication Interface Timing Diagram
Figure 4. “Worst Case” Test Pattern
Figure 5. Incremental Test Pattern
Figure 6. Typical and Max ICC with Worse Case and Incremental Pattern
8 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: DS90C3202