Datasheet

RXOD+/-
OD1-1 OD0-1 OD6 OD5 OD4 OD3 OD2 OD1 OD0
RXOC+/-
OC1-1 OC0-1 OC6 OC5 OC4 OC3 OC2 OC1 OC0
RXOB+/-
OB1-1 OB0-1 OB6 OB5 OB4 OB3 OB2 OB1 OB0
RXOA+/-
OA1-1 OA0-1 OA6 OA5 OA4 OA3 OA2 OA1 OA0
Next
cycle
Previous
cycle
V
DIFF
= 0VV
DIFF
= 0VRCLK IN
Current
Cycle
RXEC+/-
EC1-1 EC0-1 EC6 EC5 EC4 EC3 EC2 EC1 EC0
RXEB+/-
EB1-1 EB0-1 EB6 EB5 EB4 EB3 EB2 EB1 EB0
RXEA+/-
RXOE+/-
OE1-1 OE0-1 OE6 OE5 OE4 OE3 OE2 OE1 OE0
RXEE+/-
EE1-1 EE0-1 EE6 EE5 EE4 EE3 EE2 EE1 EE0
RXED+/-
ED1-1 ED0-1 ED6 ED5 ED4 ED3 ED2 ED1 ED0
EA1-1 EA0-1 EA6 EA5 EA4 EA3 EA2 EA1 EA0
(Differential)
DS90C3202
www.ti.com SNLS191D –APRIL 2005–REVISED APRIL 2013
AC Timing Diagrams (continued)
Figure 17. LVDS Input Mapping
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: DS90C3202