Datasheet

80%
20%
80%
20%
t
CLH
Deserializer
8 pF
lumped
Single-ended
Signal
t
CHL
PARALLEL-TO-SERIAL
DOUT+
DOUT-
24
DIN
R
L
TCLK
Ideal Center Position (t
BIT
/2)
t
BIT
(1UI)
TxOUT_E_O
Ideal Data Bit
End
Ideal Data Bit
Beginning
t
BIT
(1/2UI) t
BIT
(1/2UI)
23210
||
START
BIT
STOP
BIT
SYMBOL N
23210
||
START
BIT
STOP
BIT
SYMBOL N-1
23210
||
START
BIT
STOP
BIT
SYMBOL N-2
23210
||
START
BIT
STOP
BIT
SYMBOL N-3
23210
STOP
BIT
SYMBOL N-4
||
DOUT0-23
DCA, DCB
|
TCLK
t
SD
DIN
SYMBOL N+1SYMBOL N SYMBOL N+2 SYMBOL N+3
| |
DS90C124, DS90C241
SNLS209L –NOVEMBER 2005–REVISED APRIL 2013 www.ti.com
Figure 8. Serializer Delay
Figure 9. Transmitter Output Eye Opening (TxOUT_E_O)
VOD = (D
OUT+
) – (D
OUT -
)
Differential output signal is shown as (D
OUT+
) – (D
OUT -
), device in Data Transfer mode.
Figure 10. Serializer VOD Diagram
Figure 11. Deserializer LVCMOS/LVTTL Output Load and Transition Times
10 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: DS90C124 DS90C241