Datasheet
DS90C032
www.ti.com
SNLS094D –JUNE 1998–REVISED APRIL 2013
Switching Characteristics
V
CC
= +5.0V ± 10%, T
A
= −40°C to +85°C, DS90C032T
(1)(2)(3)(4)(5)
Symbol Parameter Conditions Min Typ Max Units
t
PHLD
Differential Propagation Delay High to Low C
L
= 5 pF, 1.0 3.40 6.0 ns
V
ID
= 200 mV,
t
PLHD
Differential Propagation Delay Low to High 1.0 3.48 6.0 ns
See Figure 2 and Figure 3
t
SKD
Differential Skew |t
PHLD
− t
PLHD
| 0 0.08 1.2 ns
t
SK1
Channel-to-Channel Skew
(3)
0 0.6 1.5 ns
t
SK2
Chip to Chip Skew
(4)
5.0 ns
t
TLH
Rise Time 0.5 2.5 ns
t
THL
Fall Time 0.5 2.5 ns
t
PHZ
Disable Time High to Z R
L
= 2 kΩ, 10 20 ns
C
L
= 10 pF,
t
PLZ
Disable Time Low to Z 10 20 ns
See Figure 4 and Figure 5
t
PZH
Enable Time Z to High 4 15 ns
t
PZL
Enable Time Z to Low 4 15 ns
(1) All typical values are given for: V
CC
= +5.0V, T
A
= +25°C.
(2) Generator waveform for all tests unless otherwise specified: f = 1 MHz, Z
O
= 50Ω, t
r
and t
f
(0%–100%) ≤ 1 ns for R
IN
and t
r
and t
f
≤ 6 ns
for EN or EN*.
(3) Channel-to-Channel Skew is defined as the difference between the propagation delay of one channel and that of the others on the same
chip with an event on the inputs.
(4) Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.
(5) C
L
includes probe and jig capacitance.
Switching Characteristics
V
CC
= +5.0V ± 10%, T
A
= −55°C to +125°C, DS90C032E
(1)(2)(3)(4)(5)(6)
Symbol Parameter Conditions Min Typ Max Units
t
PHLD
Differential Propagation Delay High to Low C
L
= 20 pF, 1.0 3.40 8.0 ns
V
ID
= 200 mV,
t
PLHD
Differential Propagation Delay Low to High 1.0 3.48 8.0 ns
See Figure 2 and Figure 3
t
SKD
Differential Skew |t
PHLD
− t
PLHD
| 0 0.08 3.0 ns
t
SK1
Channel-to-Channel Skew
(3)
0 0.6 3.0 ns
t
SK2
Chip to Chip Skew
(4)
7.0 ns
t
PHZ
Disable Time High to Z R
L
= 2 kΩ, 10 20 ns
C
L
= 10 pF,
t
PLZ
Disable Time Low to Z 10 20 ns
See Figure 4 and Figure 5
t
PZH
Enable Time Z to High 4 20 ns
t
PZL
Enable Time Z to Low 4 20 ns
(1) All typical values are given for: V
CC
= +5.0V, T
A
= +25°C.
(2) Generator waveform for all tests unless otherwise specified: f = 1 MHz, Z
O
= 50Ω, t
r
and t
f
(0%–100%) ≤ 1 ns for R
IN
and t
r
and t
f
≤ 6 ns
for EN or EN*.
(3) Channel-to-Channel Skew is defined as the difference between the propagation delay of one channel and that of the others on the same
chip with an event on the inputs.
(4) Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.
(5) C
L
includes probe and jig capacitance.
(6) For DS90C032E propagation delay measurements are from 0V on the input waveform to the 50% point on the output (ROUT).
Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: DS90C032