Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - transceivers RS422 1/1 SOIC 8

DS89C21

www.ti.com

SNLS091C –JUNE 1998–REVISED APRIL 2013

DS89C21 Differential CMOS Line Driver and Receiver Pair

Check for Samples: DS89C21

FEATURES

DESCRIPTION

The DS89C21 is a differential CMOS line driver and

• Meets TIA/EIA-422-A (RS-422) and CCITT V.11

receiver pair, designed to meet the requirements of

Recommendation

TIA/EIA-422-A (RS-422) electrical characteristics

• LOW POWER Design—15 mW Typical

interface standard. The DS89C21 provides one driver

• Guaranteed AC Parameters:

and one receiver in a minimum footprint. The device

is offered in an 8-pin SOIC package.

– Maximum Driver Skew 2.0 ns

The CMOS design minimizes the supply current to 6

– Maximum Receiver Skew 4.0 ns

mA, making the device ideal for use in battery

• Extended Temperature Range: −40°C to

powered or power conscious applications.

+85°C

The driver features a fast transition time specified at

• Available in SOIC Packaging

2.2 ns, and a maximum differential skew of 2 ns

• Operates over 20 Mbps

making the driver ideal for use in high speed

• Receiver OPEN Input Failsafe Feature

applications operating above 10 MHz.

The receiver can detect signals as low as 200 mV,

and also incorporates hysteresis for noise rejection.

Skew is specified at 4 ns maximum.

The DS89C21 is compatible with TTL and CMOS

levels (DI and RO).

Connection Diagram

See Package Number D (R-PDSO-G8)

Truth Table Driver

Input Outputs

DI DO DO*

H H L

L L H

Truth Table Receiver

Inputs Output

RI–RI* RO

DIFF

≥ +200 mV H

DIFF

≤ −200 mV L

OPEN

(1)

(1) Non-terminated

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (13 pages)

PAGE 1
DS89C21 www.ti.com SNLS091C – JUNE 1998 – REVISED APRIL 2013 DS89C21 Differential CMOS Line Driver and Receiver Pair Check for Samples: DS89C21 FEATURES DESCRIPTION • The DS89C21 is a differential CMOS line driver and receiver pair, designed to meet the requirements of TIA/EIA-422-A (RS-422) electrical characteristics interface standard. The DS89C21 provides one driver and one receiver in a minimum footprint. The device is offered in an 8-pin SOIC package.
PAGE 2
DS89C21 SNLS091C – JUNE 1998 – REVISED APRIL 2013 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Absolute Maximum Ratings (1) (2) (3) Supply Voltage (VCC) 7V −1.5V to VCC + 1.5V Driver Input Voltage (DI) Driver Output Voltage (DO, DO *) −0.
PAGE 3
DS89C21 www.ti.com SNLS091C – JUNE 1998 – REVISED APRIL 2013 Electrical Characteristics (1) (2) Over recommended supply voltage and operating temperature ranges, unless otherwise specified. Symbol Parameter Conditions Pin Min DI Typ Max Units 2.0 VCC V GND 0.8 V ±10 μA −1.5 V 6.0 V DRIVER CHARACTERISTICS VIH Input Voltage HIGH VIL Input Voltage LOW IIH, IIL Input Current V IN = VCC, GND, 2.0V, 0.
PAGE 4
DS89C21 SNLS091C – JUNE 1998 – REVISED APRIL 2013 Switching Characteristics www.ti.com (1) (2) Over recommended supply voltage and operating temperature ranges, unless otherwise specified. Symbol Parameter Conditions Min Typ Max Units 2 4.9 10 ns 2 4.5 10 ns 0.4 2.0 ns 2.2 9 ns 2.1 9 ns 6 18 30 ns 6 17.5 30 ns 0.5 4.0 ns 2.5 9 ns 2.
PAGE 5
DS89C21 www.ti.com SNLS091C – JUNE 1998 – REVISED APRIL 2013 Figure 3. Driver Differential Propagation Delay Timing Figure 4. Driver Differential Transition Timing f = 1 MHz, tr and tf ≤ 6 ns. Figure 5. Receiver Propagation Delay Test Circuit Figure 6.
PAGE 6
DS89C21 SNLS091C – JUNE 1998 – REVISED APRIL 2013 www.ti.com Figure 7.
PAGE 7
DS89C21 www.ti.com SNLS091C – JUNE 1998 – REVISED APRIL 2013 REVISION HISTORY Changes from Revision B (April 2013) to Revision C • Page Changed layout of National Data Sheet to TI format ............................................................................................................
PAGE 8
PACKAGE OPTION ADDENDUM www.ti.
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.com 1-Nov-2013 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties.
PAGE 10
PACKAGE MATERIALS INFORMATION www.ti.com 11-Oct-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant DS89C21TMX SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1 DS89C21TMX/NOPB SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 11-Oct-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DS89C21TMX SOIC D 8 2500 367.0 367.0 35.0 DS89C21TMX/NOPB SOIC D 8 2500 367.0 367.0 35.
PAGE 12
PAGE 13
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.