Datasheet

DS80PCI800
SNLS334E –APRIL 2011–REVISED MARCH 2012 www.ti.com
Table 9. SMBUS Slave Mode Register Map (continued)
Address Register Name Bit (s) Field Type Default Description
0x20 CH2 - CHB2 7:4 Reserved R/W 0x00 Set bits to 0.
IDLE Threshold
3:2 IDLE thd De-assert threshold
00 = 110 mVp-p (default)
01 = 100 mVp-p
10 = 150 mVp-p
11 = 130 mVp-p
Note: override the SD_TH pin.
1:0 IDLE tha Assert threshold
00 = 180 mVp-p (default)
01 = 160 mVp-p
10 = 210 mVp-p
11 = 190 mVp-p
Note: override the SD_TH pin.
0x23 CH3 - CHB3 7:6 Reserved R/W 0x00 Set bits to 0.
IDLE, RXDET
5 IDLE_AUTO 1: Automatic IDLE detect
0: Allow IDLE_SEL control in bit 4
Note: override IDLE control.
4 IDLE_SEL 1: Output is MUTED (electrical idle)
0: Output is ON
Note: override IDLE control.
3:2 RXDET 00: Input is high-z impedance
01: Auto RX-Detect,
outputs test every 12 ms for 600 ms (50 times) then
stops; termination is high-z until detection; once
detected input termination is 50 Ω
10: Auto RX-Detect,
outputs test every 12 ms until detection occurs;
termination is high-z until detection; once detected
input termination is 50 Ω
11: Input is 50 Ω
Note: override RXDET pin.
1:0 Reserved Set bits to 0.
0x24 CH3 - CHB3 7:0 EQ Control R/W 0x2F IB3 EQ Control - total of 256 levels.
EQ See Table 2.
0x25 CH3 - CHB3 7 Short Circuit R/W 0xAD 1: Enable the short circuit protection
VOD Protection 0: Disable the short circuit protection
6 RATE_SEL 1: Gen 1/2,
0: Gen 3
Note: override the RATE pin.
5:3 Reserved Set bits to default value - 101.
2:0 VOD Control OB0 VOD Control
000: 0.7 V
001: 0.8 V
010: 0.9 V
011: 1.0 V
100: 1.1 V
101: 1.2 V (default)
110: 1.3 V
111: 1.4 V
28 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Links: DS80PCI800