Datasheet
V
OD
(p-p) = (OUT+) ± (OUT-)
(OUT-)
(OUT+)
0V
20%
80%
20%
80%
t
FALL
t
RISE
DS80PCI800
SNLS334E –APRIL 2011–REVISED MARCH 2012
www.ti.com
Electrical Characteristics — Serial Management Bus Interface
Over recommended operating supply and temperature ranges unless other specified.
Symbol Parameter Conditions Min Typ Max Units
SERIAL BUS INTERFACE DC SPECIFICATIONS
V
IL
Data, Clock Input Low Voltage 0.8 V
V
IH
Data, Clock Input High Voltage 2.1 3.6 V
I
PULLUP
Current Through Pull-Up Resistor High Power Specification
4 mA
or Current Source
V
DD
Nominal Bus Voltage 2.375 3.6 V
I
LEAK-Bus
Input Leakage Per Bus Segment
(1)
-200 +200 µA
I
LEAK-Pin
Input Leakage Per Device Pin -15 µA
C
I
Capacitance for SDA and SCL
(1) (2)
10 pF
R
TERM
External Termination Resistance Pullup V
DD
= 3.3V,
2000 Ω
pull to V
DD
= 2.5V ± 5% OR 3.3V ±
(1) (2) (3)
10%
Pullup V
DD
= 2.5V,
1000 Ω
(1) (2) (3)
SERIAL BUS INTERFACE TIMING SPECIFICATIONS
FSMB Bus Operating Frequency ENSMB = VDD (Slave Mode) 400 kHz
ENSMB = FLOAT (Master Mode) 280 400 520 kHz
TBUF Bus Free Time Between Stop and
1.3 µs
Start Condition
THD:STA Hold time after (Repeated) Start At I
PULLUP
, Max
Condition. After this period, the first 0.6 µs
clock is generated.
TSU:STA Repeated Start Condition Setup
0.6 µs
Time
TSU:STO Stop Condition Setup Time 0.6 µs
THD:DAT Data Hold Time 0 ns
TSU:DAT Data Setup Time 100 ns
T
LOW
Clock Low Period 1.3 µs
T
HIGH
Clock High Period
(4)
0.6 50 µs
t
F
Clock/Data Fall Time
(4)
300 ns
t
R
Clock/Data Rise Time
(4)
300 ns
t
POR
Time in which a device must be
(4) (5)
500 ms
operational after power-on reset
(1) Recommended value.
(2) Recommended maximum capacitance load per bus segment is 400pF.
(3) Maximum termination voltage should be identical to the device supply voltage.
(4) Compliant to SMBus 2.0 physical layer specification. See System Management Bus (SMBus) Specification Version 2.0, section 3.1.1
SMBus common AC specifications for details.
(5) Guaranteed by Design. Parameter not tested in production.
Timing Diagrams
Figure 2. CML Output and Rise and FALL Transition Time
10 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Links: DS80PCI800