Datasheet

DS64BR401

SNLS304G –JUNE 2009–REVISED APRIL 2013

www.ti.com

Table 9. SMBus Register Map (continued)

Address Register Name Bit (s) Field Type Default Description

0x43 CH7 - CHA3 7:0 CH7 OA3 DEM R/W 0x03 OA3 DEM Control

DE Control [7]: DEM TYPE (Compatibility = 0 / Enhanced =

[6:0]: DEM Level Control

Pin [DEM1 DEM0] = Register [TYPE] [Level

Control] = Hex Value

00 = 00000001 = 01'h = 0.0 dB

01 = 00111000 = 38'h = −3.5 dB

0F = 10001000 = 88'h = −6.0 dB

01 = 10010000 = 90'h = −9.0 dB

1F = 10100000 = A0'h = −12.0 dB

F0 = 10010000 = 90'h = −9.0 dB

F1 = 10100000 = A0'h = −12.0 dB

FF = 11000000 = C0'h = Reserved

0x44 CH7 - CHA3 7:4 Reserved R/W 0x00 Set bits to 0.

IDLE Threshold

3:0 IDLE threshold De-assert = [3:2], assert = [1:0]

00 = 110 mV, 70 mV (Default)

01 = 150 mV, 110 mV

10 = 170 mV, 130 mV

11 = 190 mV, 150 mV

0x47 EN 7:6 Reserved R/W 0x02 Set bits to 0.

Digital Test Point IDLE

5 CH2, CH3 CH6, CH7 0: Disabled IDLE Test Point for CH2, 3, 6, 7.

Detect

1: Enable IDLE Test Point for CH2, 3, 6, 7.

4 CH0, CH1 CH4, CH5 0: Disabled IDLE Test Point for CH0, 1, 4, 5.

1: Enable IDLE Test Point for CH0, 1, 4, 5.

3:2 Reserved Set bits to 0.

Global VOD Adjust 1:0 VOD Adjust 00 = −25%

01 = −12.5%

10 = 0% (Default)

11 = +12.5%

0x4C EN 7 CH2, CH3 CH6, CH7 R/W 0x00 0: Disabled RATE Test Point for CH2, 3, 6, 7.

Digital Test Point 1: Enable RATE Test Point for CH2, 3, 6, 7.

RATE Detect

6 CH0, CH1 CH4, CH5 0: Disabled RATE Test Point for CH0, 1, 4, 5.

1: Enable RATE Test Point for CH0, 1, 4, 5.

5:0 Reserved Set bits to 0.

0x4E Digital Test 7:1 Reserved R/W 0x00 Set bits to 0.

0 Block AD[3:0] pins 1: Configure GPIO pin 46, 47, 53, 54 to be

outputs.

Product Folder Links: DS64BR401