Datasheet

TXCLK
80%
20%
t
CIT
80%
20%
t
CIT
SP
t
BUF
t
HD:STA
t
LOW
t
R
t
HD:DAT
t
HIGH
t
F
t
SU:DAT
t
SU:STA
ST
SP
t
SU:STO
SCK
SDA
SMB_CS
t
SU:CS
ST
DS32EL0421, DS32ELX0421
www.ti.com SNLS282F –MAY 2008–REVISED APRIL 2013
CML Timing Specifications (continued)
Over recommended operating supply and temperature ranges unless otherwise specified.
(1) (2)
Symbol Parameter Conditions Min Typ Max Units
t
JIND
Serializer Output Deterministic Jitter Serializer output intrinsic deterministic
jitter. Measure with PRBS-7 test
pattern De-emphasis disabled.
See
(3)
1.25 Gbps 10 ps
2.5 Gbps 24 ps
3.125 Gbps 21 ps
t
JINR
Serializer Output Random Jitter Serializer output intrinsic random
jitter. Bit error rate ≥10
-15
.
Alternating–10 pattern. De-emphasis
disabled.
See
(3)
1.25 Gbps 1.3 ps
RMS
2.5 Gbps 1.15 ps
RMS
3.125 Gbps 1.14 ps
RMS
t
JINT
Peak-to-peak Serializer Output Jitter Serializer output peak-to-peak jitter
includes deterministic jitter, random
jitter, and jitter transfer from serializer
input. Measure with PRBS-7 test
pattern. Bit error rate ≥10
-15
. De-
emphasis disabled.
See
(3)
1.25 Gbps 28 ps
2.5 Gbps 38 ps
3.125 Gbps 35 ps
λ
TXBW
Jitter Transfer Function -3 dB Bandwidth 1.25 Gbps 100 kHz
(4)
3.125 Gbps 300 kHz
δ
TX
Jitter Transfer Function Peaking 0.5 dB
(4)
(4) Parameter is ensured by characterization and is not tested at production.
Timing Diagrams
Figure 1. SMBus timing parameters
Figure 2. Serializer Input Clock Transition Time
Copyright © 2008–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: DS32EL0421 DS32ELX0421