Datasheet

VDD33 1
N/C 2
GPIO0 3
GPIO1 4
5
6
7
8
9
10
11
12
DC_B
RS
VDD25
N/C
N/C
N/C
GPIO2
N/C
VDD3336
VDD2535
SMB_CS34
SCK33
32
31
30
29
28
27
26
25
SDA
LOCK
RESET
N/C
VDDPLL
LF_CP
LF_REF
VDD25
RXOUT4-48 RXOUT4+47 RXOUT3-46 RXOUT3+45
44 43 42 41 40 39 38 37
RXOUT2- RXOUT2+ RXOUT1- RXOUT1+ RXOUT0- RXOUT0+ RXCLKOUT- RXCLKOUT+
N/C 24 N/C 23 N/C 22 N/C 21
20 19 18 17 16 15 14 13
N/C N/C
VDD33
RXIN0-
RXIN0+
VDD33
N/C N/C
49 DAP = GND
DS32EL0124
FPGA
LVDS Interface
D0
DS32ELX0421
3.125 Gbps Data Payload
System Logic
LVDS Interface
5 LVDS
ControlPLL
Parallel to Serial
Encoder
LVDS
Clock
LVDS Interface LVDS Interface
Control
SMBus
Redundant
Driver
R0
R1
DS32ELX0124
Serial to Parallel
LVDS Interface
LVDS Interface
PLL Control
LVDS
Clock
Control
SMBus
5 LVDS
FPGA
System Logic
Redundant Link
D1
RT0
Retimed
Output
DS32EL0124, DS32ELX0124
SNLS284K –MAY 2008–REVISED APRIL 2013 www.ti.com
Typical Application
Connection Diagrams
Figure 1. WQFN Package
Package Number RHS0048A
2 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS32EL0124 DS32ELX0124