Datasheet

50: MS
50: MS
50: MS
50: MS
L=4"
L=4"
L=4"
L=4"
TEST
CHANNEL
DS25CP102
CHARACTERIZATION BOARD
½ DS25CP102
PATTERN
GENERATOR
OSCILLOSCOPE
50: MS
50: MS
50: MS
50: MS
L=4"
L=4"
L=4"
L=4"
TEST
CHANNEL
DS25CP102
CHARACTERIZATION BOARD
½ DS25CP102
PATTERN
GENERATOR
OSCILLOSCOPE
50:
Microstrip
L=4"
L=4"
L=4"
L=4"
DS25CP102
CHARACTERIZATION BOARD
½ DS25CP102
PATTERN
GENERATOR
OSCILLOSCOPE
50:
Microstrip
50:
Microstrip
50:
Microstrip
DS25CP102
www.ti.com
SNLS262E OCTOBER 2007REVISED MARCH 2013
Figure 4. LVDS Output Transition Times
Pre-Emphasis and Equalization Test Circuits
Figure 5. Jitter Performance Test Circuit
Figure 6. Pre-Emphasis Performance Test Circuit
Figure 7. Equalization Performance Test Circuit
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: DS25CP102