Datasheet
DS25BR440
SNLS258B –FEBRUARY 2008–REVISED MARCH 2013
www.ti.com
AC Electrical Characteristics
(1) (2)
(continued)
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Units
t
SKD2
Channel to Channel Skew 18 65 ps
(3) (5)
t
SKD3
Part to Part Skew 50 170 ps
(3) (6)
t
LHT
Rise Time
(3)
80 160 ps
R
L
= 100Ω
t
HLT
Fall Time
(3)
80 160 ps
t
ON
Any PWDN to Output Active Time 8 20 μs
t
OFF
Any PWDN to Output Inactive Time 5 12 ns
JITTER PERFORMANCE WITH EQ = Off, PE = Off
(3)
(Figure 5)
t
RJ1
Random Jitter (RMS Value) V
ID
= 350 mV 2.5 Gbps 0.5 1 ps
No Test Channels V
CM
= 1.2V
t
RJ2
3.125 Gbps 0.5 1 ps
(7)
Clock (RZ)
t
DJ1
Deterministic Jitter (Peak to Peak) V
ID
= 350 mV 2.5 Gbps 6 22 ps
No Test Channels V
CM
= 1.2V
t
DJ2
3.125 Gbps 10 29 ps
(8)
K28.5 (NRZ)
t
TJ1
Total Jitter (Peak to Peak) V
ID
= 350 mV 2.5 Gbps 0.04 0.09 UI
P-P
No Test Channels V
CM
= 1.2V
t
TJ2
3.125 Gbps 0.06 0.14 UI
P-P
(9)
PRBS-23 (NRZ)
JITTER PERFORMANCE WITH EQ = Off, PE = On
(3)
(Figure 6, Figure 9)
t
RJ1B
Random Jitter (RMS Value) V
ID
= 350 mV 2.5 Gbps 0.5 1 ps
Test Channel B V
CM
= 1.2V
t
RJ2B
3.125 Gbps 0.5 1 ps
(7)
Clock (RZ)
t
DJ1B
Deterministic Jitter (Peak to Peak) V
ID
= 350 mV 2.5 Gbps 7 15 ps
Test Channel B V
CM
= 1.2V
t
DJ2B
3.125 Gbps 4 23 ps
(8)
K28.5 (NRZ)
t
TJ1B
Total Jitter (Peak to Peak) V
ID
= 350 mV 2.5 Gbps 0.05 0.10 UI
P-P
Test Channel B V
CM
= 1.2V
t
TJ2B
3.125 Gbps 0.06 0.14 UI
P-P
(10)
PRBS-23 (NRZ)
JITTER PERFORMANCE WITH EQ = On, PE = Off
(11)
(Figure 7, Figure 9)
t
RJ1D
Random Jitter (RMS Value) V
ID
= 350 mV 2.5 Gbps 0.5 1 ps
Test Channel D V
CM
= 1.2V
t
RJ2D
3.125 Gbps 0.5 1 ps
(12)
Clock (RZ)
t
DJ1D
Deterministic Jitter (Peak to Peak) V
ID
= 350 mV 2.5 Gbps 14 30 ps
Test Channel D V
CM
= 1.2V
t
DJ2D
3.125 Gbps 15 30 ps
(13)
K28.5 (NRZ)
t
TJ1D
Total Jitter (Peak to Peak) V
ID
= 350 mV 2.5 Gbps 0.08 0.15 UI
P-P
Test Channel D V
CM
= 1.2V
t
TJ2D
3.125 Gbps 0.10 0.17 UI
P-P
(10)
PRBS-23 (NRZ)
JITTER PERFORMANCE WITH EQ = On, PE = On
(11)
(Figure 8, Figure 9)
t
RJ1BD
Random Jitter (RMS Value) V
ID
= 350 mV 2.5 Gbps 0.5 1 ps
Input Test Channel D V
CM
= 1.2V
t
RJ2BD
Output Test Channel B Clock (RZ)
3.125 Gbps 0.5 1 ps
(12)
(5) t
SKD2
, Channel to Channel Skew, is the difference in propagation delay (t
PLHD
or t
PHLD
) among all output channels in Broadcast mode
(any one input to all outputs).
(6) t
SKD3
, Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This
specification applies to devices at the same V
CC
and within 5°C of each other within the operating temperature range.
(7) Measured on a clock edge with a histogram and an accumulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.
(8) Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is
subtracted algebraically.
(9) Measured on an eye diagram with a histogram and an accumulation of 3500 histogram hits. Input stimulus jitter is subtracted.
(10) Measured on an eye diagram with a histogram and an accumulation of 3500 histogram hits. Input stimulus jitter is subtracted.
(11) Specification is guaranteed by characterization and is not tested in production.
(12) Measured on a clock edge with a histogram and an accumulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.
(13) Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is
subtracted algebraically.
6 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR440