Manualshelf

Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - buffer amplifiers LVDS 3.125 GBit/s LLP 40 EP
12345678910
50: MS
50: MS
50: MS
50: MS
L=4"
L=4"
L=4"
L=4"
TEST
CHANNEL
DS25BR204
CHARACTERIZATION BOARD
¼ DS25BR204
PATTERN
GENERATOR
OSCILLOSCOPE
50: MS
50: MS
50: MS
50: MS
L=4"
L=4"
L=4"
L=4"
TEST
CHANNEL
DS25BR204
CHARACTERIZATION BOARD
¼ DS25BR204
PATTERN
GENERATOR
OSCILLOSCOPE
50:
Microstrip
L=4"
L=4"
L=4"
L=4"
DS25BR204
CHARACTERIZATION BOARD
¼ DS25BR204
PATTERN
GENERATOR
OSCILLOSCOPE
50:
Microstrip
50:
Microstrip
50:
Microstrip
DS25BR204
SNLS259D –NOVEMBER 2007–REVISED MARCH 2013
www.ti.com
Figure 4. LVDS Output Transition Times
Pre-Emphasis and Equalization Test Circuits
Figure 5. Jitter Performance Test Circuit
Figure 6. Pre-emphasis Performance Test Circuit
Figure 7. Equalization Performance Test Circuit
8 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR204