Datasheet

DS15MB200
www.ti.com SNLS196E –NOVEMBER 2005–REVISED MARCH 2013
Electrical Characteristics (continued)
Over recommended operating supply and temperature ranges unless other specified.
Symbol Parameter Conditions Min Typ
(1)
Max Units
t
JIT
Jitter (0% Pre-emphasis)
(5)
RJ - Alternating 1 and 0 at 750MHz
(6)
1.1 1.5 psrms
DJ - K28.5 Pattern, 1.5 Gbps
(7)
20 34 psp-p
TJ - PRBS 2
7
-1 Pattern, 1.5 Gbps
(8)
14 28 psp-p
t
ON
LVDS Output Enable Time Time from ENA_n, ENB_n, or ENL_n to
0.5 1.5 µs
OUT± change from TRI-STATE to active.
t
ON2
LVDS Output Enable Time from Time from ENA_n, ENB_n, or ENL_n to
Powerdown Mode OUT± change from Powerdown Mode to 10 20 µs
active.
t
OFF
LVDS Output Disable Time Time from ENA_n, ENB_n, or ENL_n to
OUT± change from active to TRI-STATE 12 ns
or Powerdown mode.
(5) Jitter is not production tested, but guaranteed through characterization on a sample basis.
(6) Random Jitter, or RJ, is measured RMS with a histogram including 1500 histogram window hits. The input voltage = V
ID
= 500mV, 50%
duty cycle at 750MHz, t
r
= t
f
= 50ps (20% to 80%).
(7) Deterministic Jitter, or D
J
, is measured to a histogram mean with a sample size of 350 hits. Stimulus and fixture jitter have been
subtracted. The input voltage = V
ID
= 500mV, K28.5 pattern at 1.5 Gbps, t
r
= t
f
= 50ps (20% to 80%). The K28.5 pattern is repeating bit
streams of (0011111010 1100000101).
(8) Total Jitter, or T
J
, is measured peak to peak with a histogram including 3500 window hits. Stimulus and fixture jitter have been
subtracted. The input voltage = V
ID
= 500mV, 2
7
-1 PRBS pattern at 1.5 Gbps, t
r
= t
f
= 50ps (20% to 80%).
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: DS15MB200