Datasheet

DS10BR254
SNLS260D –DECEMBER 2007–REVISED APRIL 2013 www.ti.com
AC Electrical Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Units
LVDS OUTPUT AC SPECIFICATIONS
t
PLHD
Differential Propagation Delay Low to 440 650 ps
High
(1)
R
L
= 100Ω
t
PHLD
Differential Propagation Delay High to 400 650 ps
Low
(1)
t
SKD1
Pulse Skew |t
PLHD
− t
PHLD
|
(1)(2)
40 100 ps
t
SKD2
Channel to Channel Skew
(1)(3)
40 125 ps
t
SKD3
Part to Part Skew
(1)(4)
50 200 ps
t
LHT
Rise Time
(1)
150 300 ps
R
L
= 100Ω
t
HLT
Fall Time
(1)
150 300 ps
t
ON
Any PWDN to Output Active Time 8 20 μs
t
OFF
Any PWDN to Output Inactive Time 5 12 ns
t
SEL
Select Time 5 12 ns
JITTER PERFORMANCE
(1)
t
RJ1
V
ID
= 350 mV 135 MHz 0.5 1 ps
V
CM
= 1.2V
t
RJ2
311 MHz 0.5 1 ps
Random Jitter
Clock (RZ)
(RMS Value)
(5)
t
RJ3
503 MHz 0.5 1 ps
t
RJ4
750 MHz 0.5 1 ps
t
DJ1
V
ID
= 350 mV 270 Mbps 6 22 ps
V
CM
= 1.2V
t
DJ2
622 Mbps 6 21 ps
Deterministic Jitter
K28.5 (NRZ)
(Peak to Peak Value)
(6)
t
DJ3
1.0625 Gbps 9 18 ps
t
DJ4
1.5 Gbps 9 17 ps
t
TJ1
V
ID
= 350 mV 270 Mbps 0.01 0.03 UI
P-P
V
CM
= 1.2V
t
TJ2
622 Mbps 0.01 0.03 UI
P-P
PRBS-23 (NRZ)
Total Jitter
(7)
t
TJ3
1.0625 Gbps 0.01 0.04 UI
P-P
t
TJ4
1.5 Gbps 0.01 0.06 UI
P-P
(1) Specification is specified by characterization and is not tested in production.
(2) t
SKD1
, |t
PLHD
− t
PHLD
|, Pulse Skew, is the magnitude difference in differential propagation delay time between the positive going edge and
the negative going edge of the same channel.
(3) t
SKD2
, Channel to Channel Skew, is the difference in propagation delay (t
PLHD
or t
PHLD
) among all output channels in Broadcast mode
(any one input to all outputs).
(4) t
SKD3
, Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This
specification applies to devices at the same V
CC
and within 5°C of each other within the operating temperature range.
(5) Measured on a clock edge with a histogram and an accumulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.
(6) Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is
subtracted algebraically.
(7) Measured on an eye diagram with a histogram and an accumulation of 3500 histogram hits. Input stimulus jitter is subtracted.
6 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS10BR254