Datasheet

DS10BR150
www.ti.com SNLS252D –APRIL 2007–REVISED APRIL 2013
AC Electrical Characteristics
(1)
Over recommended operating supply and temperature ranges unless otherwise specified.
(2)(3)
Symbol Parameter Conditions Min Typ Max Units
LVDS OUTPUT AC SPECIFICATIONS (OUT+, OUT-)
t
PHLD2
Differential Propagation Delay High to Low 380 600 ps
R
L
= 100Ω
t
PLHD2
Differential Propagation Delay Low to High 410 600 ps
t
SKD1
Pulse Skew |t
PLHD
− t
PHLD
|
(4)
30 150 ps
t
SKD2
Part to Part Skew
(5)
45 160 ps
t
LHT
Rise Time 165 400 ps
R
L
= 100Ω
t
HLT
Fall Time 155 400 ps
JITTER PERFORMANCE Figure 5
t
DJ
Deterministic Jitter (Peak-to-Peak Value ) (See V
ID
= 350 mV 622 Mbps 12 39 ps
(6)
) V
CM
= 1.2V
1.06 Gbps 15 42 ps
K28.5 (NRZ)
t
RJ
Random Jitter (RMS Value)
(7)
V
ID
= 350 mV 311 MHz 0.6 1.3 ps
V
CM
= 1.2V
503 MHz 0.6 1.1 ps
Clock (NRZ)
t
TJ
Total Jitter (Peak to Peak Value)
(8)
V
ID
= 350 mV 622 Mbps 0.02 0.04 UI
P-P
V
CM
= 1.2V
1.06 Gbps 0.02 0.05 UI
P-P
PRBS-23 (NRZ)
(1) Specification is ensured by characterization and is not tested in production.
(2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
(3) Typical values represent most likely parametric norms for V
CC
= +3.3V and T
A
= +25°C, and at the Recommended Operation Conditions
at the time of product characterization and are not ensured.
(4) t
SKD1
, |t
PLHD
− t
PHLD
|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative
going edge of the same channel.
(5) t
SKD2
, Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This
specification applies to devices at the same V
CC
and within 5°C of each other within the operating temperature range.
(6) Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is
subtracted algebraically.
(7) Measured on a clock edge with a histogram and an accumulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.
(8) Measured on an eye diagram with a histogram and an accumulation of 3500 histogram hits. Input stimulus jitter is subtracted.
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: DS10BR150