Datasheet

DS100BR111A
SNLS400C –JANUARY 2012–REVISED APRIL 2013 www.ti.com
EEPROM EEPROM
Address (Hex) Comments
Address Data
69 45 0x56 BR111A CHB VOD = 850 mV
70 46 0x80
71 47 0x05
72 48 0xF5
73 49 0xA8
74 4A 0x00
75 4B 0x5F
76 4C 0x5A
77 4D 0x80
78 4E 0x05
79 4F 0xF5
80 50 0xA8
81 51 0x00
82 52 0x00
83 53 0x54
84 54 0x54 End Device 1 and Device 2 - Address Offset 39
Table 8. SMBus Register Map
Register EEPROM
Address Bits Field Type Default Description
Name Reg Bit
0x00 Device ID 7 Reserved R/W 0x00 set bit to 0
6:3 I2C Address [3:0] R [6:3] SMBus strap observation
2 EEPROM reading R 1: EEPROM Loading
done 0: EEPROM Done Loading
1 Reserved RWS Set bit to 0
C
0 Reserved RWS Set bit to 0
C
0x01 Control 1 7:6 Idle Control R/W 0x00 Yes Control
[7]: Continuous talk ENABLE (Channel A)
[6]: Continuous talk ENABLE (Channel B)
5:3 Reserved R/W Set bits to 0
2 LOS Select R/W LOS Monitor Selection
1: Use LOS from CH B
0: Use LOS from CH A
1:0 Reserved R/W Set bits to 00'b
0x02 Control 2 7 Reserved R/W 0x00 Set bit to 0
6 Reserved Set bit to 0
5 LOS override Yes LOS pin override enable (1);
Use Normal Signal Detection (0)
4 LOS override value Yes 1: Normal Operation
0: Output LOS
3 PWDN Inputs Yes 1: PWDN
0: Normal Operation
2 PWDN Oscillator Yes
1 Reserved
0 Reserved Yes Set bit to 0
24 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: DS100BR111A