Datasheet

V3P3OUT
Charge
Pump
Thermal
Shut down
OUT1
OUT2
OUT3
OUT4
VNEGVNEG
0.1uF
0.01uF
VM
VM
VM
CP1
CP2
VCP
VNEG
EN1
IN2
IN3
EN3
HS Gate
Drive
VM
Internal
Reference &
Regs
Int. VCC
nFAULT
Control
Logic
nRESET
Output
Stages
IN1
nSLEEP
VM
VM
LS Gate
Drive
EN2
IN4
EN4
VM
LGND
Input
Buffers
LGND
10uF
VNEG
DRV8844
SLVSBA2A –JULY 2012–REVISED OCTOBER 2012 www.ti.com
DEVICE INFORMATION
Functional Block Diagram
2 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated
Product Folder Links: DRV8844