Datasheet

1
2
3
4
5
6
18
17
16
15
14
13
24 23 22 21 20 19
7 8 9
10 11 12
AOUT 1
AISEN
AOUT 2
BOUT 2
BISEN
BOUT 1
GND
VINT
VM
VM
VCP
nFAULT
nENBL / A E N BL
STEP / B ENBL
D IR / B PH A S E
M 0 / APH A S E
M 1
CO N FIG
AVREF
BVREF
VREFO
nSLEEP
BDEC A Y
AD E C A Y
GND
(PPAD)
RGE PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
GND
(PPAD)
nSLEEP
BDECAY
ADECAY
AOUT1
AISEN
AOUT2
BOUT2
BISEN
BOUT1
nENBL / AENBL
STEP / BENBL
DIR / BPHASE
VREFO
BVREF
AVREF
GND
VINT
VM
VM
VCP
nFAULT
CONFIG
M1
M0 / APHASE
PWP PACKAGE
(TOP VIEW)
DRV8834
SLVSB19C –FEBRUARY 2012–REVISED JUNE 2013 www.ti.com
Table 1. TERMINAL FUNCTIONS (continued)
PIN PIN EXTERNAL COMPONENTS
NAME I/O
(1)
DESCRIPTION
(PWP) (RGE) OR CONNECTIONS
STATUS
Logic low when in fault condition (overtemp,
nFAULT 16 13 OD Fault output
overcurrent, undervoltage)
OUTPUT
Connect to current sense resistor for bridge
AISEN 5 2 IO Bridge A ground/Isense
A, or GND if current control not needed
Connect to current sense resistor for bridge
BISEN 8 5 IO Bridge B ground/Isense
B, or GND if current control not needed
AOUT1 4 1 O Bridge A output 1
Connect to motor winding A
AOUT2 6 3 O Bridge A output 2
BOUT1 9 6 O Bridge B output 1
Connect to motor winding B
BOUT2 7 4 O Bridge B output 2
4 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: DRV8834