Datasheet

STEP
DIR, SMx
54
3
2
1
nENBL
STEP
OUTx
7
6
8
DRV8805
SLVSAW3C –JULY 2011–REVISED MARCH 2012 www.ti.com
TIMING REQUIREMENTS
over operating free-air temperature range (unless otherwise noted)
(1)
NO. PARAMETER DESCRIPTION MIN MAX UNIT
1 f
STEP
Step frequency 250 kHz
2 t
WH(STEP)
Pulse duration, STEP high 1.9 µs
3 t
WL(STEP)
Pulse duration, STEP low 1.9 µs
4 t
SU(STEP)
Setup time, DIR, SMx to STEP rising 1 µs
5 t
H(STEP)
Hold time, DIR, SMx to STEP rising 1 µs
6 t
OE(ENABLE)
Enable time, nENBL to output low 50 ns
7 t
PD(L-H)
Propagation delay time, STEP to OUTx, low to high 500 ns
8 t
PD(H-L)
Propagation delay time, STEP to OUTx, high to low 500 ns
- t
RESET
RESET pulse width 20 µs
(1) Not production tested.
Figure 1. DRV8805 Timing Requirements
6 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): DRV8805