Datasheet

1
2
3
4
5
6
7
8
9
10
14
13
12
11
15
16
17
18
19
20
nFAULT
nHOME
STEP
DIR
GND
GND
GND
SM0
SM1
RESET
OUT4
nENBL
GND
OUT3
GND
GND
OUT1
OUT2
VM
VCLAMP
DW (WIDE SOIC) PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
10
9
11
12
13
14
15
16
nFAULT
nHOME
STEP
DIR
GND
SM0
SM1
RESETnENBL
OUT3
OUT4
GND
OUT1
OUT2
VM
VCLAMP
GND
PWP (HTSSOP) PACKAGE
(TOP SIDE)
DRV8805
www.ti.com
SLVSAW3C JULY 2011REVISED MARCH 2012
Table 1. TERMINAL FUNCTIONS
PIN PIN EXTERNAL COMPONENTS
NAME I/O
(1)
DESCRIPTION
(SOIC) (HTSSOP) OR CONNECTIONS
POWER AND GROUND
5, 6, 7, 5, 12,
GND - Device ground All pins must be connected to GND.
14, 15, 16 PPAD
VM 1 1 - Device power supply Connect to motor supply (8.2 V - 60 V).
CONTROL
nENBL 10 8 I Enable input Active low enables outputs – internal pulldown
Active-high reset input initializes internal
RESET 11 9 I Reset input
logic – internal pulldown
Rising edge advances motor to next step –
STEP 18 14 I Step input
internal pulldown
Level controls direction of rotation – internal
DIR 17 13 I Direction input
pulldown
SM0 13 11
Sets step mode – see step modes section for
I Step mode
details – internal pulldowns
SM1 12 10
STATUS
Logic low when in fault condition (overtemp,
nFAULT 20 16 OD Fault
overcurrent)
Logic low when indexer is at home position
nHOME 19 15 OD Home
weak internal pullup to 3.3 V
OUTPUT
OUT1 3 3 O Output 1 Connect to load 1
OUT2 4 4 O Output 2 Connect to load 2
OUT3 8 6 O Output 3 Connect to load 3
OUT4 9 7 O Output 4 Connect to load 4
Connect to VM supply, or zener diode to VM
VCLAMP 2 2 - Output clamp voltage
supply
(1) Directions: I = input, O = output, OD = open-drain output
Copyright © 2011–2012, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): DRV8805