Datasheet

MSB
MSB
LSB
LSB
1 1615X432
SCLK
SDI
SDO
Receive
latch Points
SCS
SCS
SDO
SDI
SCLK
_
Z
Z
MSB out (is valid) LSB
MSB in
(
must be valid
)
LSB
t
HI_SCS
t
SU_SCS
t
CLK
t
HD_SCS
t
CLKH
t
CLKL
t
SU_SDI
t
HD_SDI
t
ACC
t
D_SDO
t
HD_SDO
t
DIS
DRV8301
www.ti.com SLOS719B –AUGUST 2011–REVISED AUGUST 2013
SPI CHARACTERISTICS (Slave Mode Only) (continued)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
t
SU_SDI
SDI input data setup time 20 ns
t
HD_SDI
SDI input data hold time 30 ns
SDO output data delay time, CLK high to
t
D_SDO
C
L
= 20 pF 20 ns
SDO valid
t
HD_SDO
SDO output data hold time 40
t
SU_SCS
SCS setup time 50 ns
t
HD_SCS
SCS hold time 50 ns
SCS minimum high time before SCS active
t
HI_SCS
40 ns
low
SCS access time, SCS low to SDO out of
t
ACC
10 ns
high impedance
SCS disable time, SCS high to SDO high
t
DIS
10 ns
impedance
Figure 2. SPI Slave Mode Timing Definition
Figure 3. SPI Slave Mode Timing Diagram
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: DRV8301