Datasheet

DRV8301
SLOS719B –AUGUST 2011–REVISED AUGUST 2013 www.ti.com
• FAULT is high when any fault occurs to cause a shut down (GVDD_UV, PVDD_UV, OTSD, OCSD,
GVDD_OV), which is opposite to FAULT hardware pin.
Control Registers
Table 7. Control Register 1 for Gate Driver Control (Address: 0x02)
(1)
Address Name Description D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
Gate driver peak current 1.7A (for slew rate
0x02 GATE_CURRENT 0 0
control)
Gate driver peak current 0.7A 0 1
Gate driver peak current 0.25A 1 0
Reserved 1 1
GATE_RESET Normal mode 0
Reset all latched faults related to gate driver, reset
gate driver back to normal operation, reset status 1
register values to default
GATE_RESET value will automatically reset to
zero after gate driver completes reset
PWM_MODE PWM with six independent inputs 0
PWM with three independent inputs. PWM control
high side gates only. Low side is complementary
1
to high side gates with minimum internal dead
time.
OC_MODE
Current limiting when OC detected 0 0
(gate driver only)
Latched shut down when OC detected 0 1
Report only (no current limiting or shut down)
1 0
when OC detected
OC protection disabled (no OC sensing and
1 1
reporting)
OC_ADJ_SET See OC_ADJ_SET table X X X X X
(1) Bold is default value
Table 8. Control Register 2 for Current Shunt Amplifiers and Misc Control (Address: 0x03)
(1)
Address Name Description D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
0x03 OCTW_SET Report both OT and OC at /OCTW pin 0 0
Report OT only 0 1
Report OC only 1 0
Report OC Only (Reserved) 1 1
GAIN Gain of shunt amplifier: 10V/V 0 0
Gain of shunt amplifier: 20V/V 0 1
Gain of shunt amplifier: 40V/V 1 0
Gain of shunt amplifier: 80V/V 1 1
DC_CAL_CH1 Shunt amplifier 1 connects to load through input pins 0
Shunt amplifier 1 shorts input pins and disconnected from load 1
for external calibration
DC_CAL_CH2 Shunt amplifier 2 connects to load through input pins 0
Shunt amplifier 2 shorts input pins and disconnected from load 1
for external calibration
OC_TOFF Normal CBC operation (recovering at next PWM cycle) 0
Off time control during OC 1
Reserved
(1) Bold value is default value
20 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DRV8301