Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - ELCs Low side SOIC 8

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

PWM LOW-SIDE DRIVER (1.5A and 3A)

for Solenoids, Coils, Valves, Heaters, and Lamps

FEATURES

● HIGH OUTPUT DRIVE: 1.5A and 3A Versions

● WIDE SUPPLY RANGE: +8V to +32V

● COMPLETE FUNCTION

Digitally Controlled Input

PWM Output

Adjustable Internal Oscillator: 500Hz to 100kHz

Adjustable Delay and Duty Cycle

● FULLY PROTECTED

Thermal and Current Limit Shutdown with

Status OK Indicator Flag

● PACKAGES:

SO-8 and PowerPAD™ SO-8

APPLICATIONS

● ELECTROMECHANICAL DRIVER:

Solenoids, Valves, Positioners, Actuators,

Relays, Power Contactor Coils, Heaters, Lamps

● HYDRAULIC AND PNEUMATICS SYSTEMS

● PART HANDLERS AND SORTERS

● CHEMICAL PROCESSING

● ENVIRONMENTAL MONITORING AND HVAC

● THERMOELECTRIC COOLERS

● DC MOTOR SPEED CONTROLS

● MEDICAL AND SCIENTIFIC ANALYZERS

● FUEL INJECTOR DRIVERS

DESCRIPTION

The DRV103 is a low-side DMOS power switch employing

a pulse-width modulated (PWM) output. Its rugged design is

optimized for driving electromechanical devices such as

valves, solenoids, relays, actuators, motors, and positioners.

The DRV103 is also ideal for driving thermal devices such

as heaters, coolers, and lamps. PWM operation conserves

power and reduces heat rise, resulting in higher reliability. In

addition, adjustable PWM allows fine control of the power

delivered to the load. DC-to-PWM output delay time and

oscillator frequency are also externally adjustable.

The DRV103 can be set to provide a strong initial closure,

automatically switching to a “soft” hold mode for power

savings. A resistor, analog voltage, or Digital-to-Analog

(D/A) converter can control the duty cycle. An output OK flag

indicates when thermal shutdown or over current occurs.

Two packages provide a choice of output current:

1.5A (SO-8) or 3A (PowerPAD™ SO-8 with exposed metal

heat sink).

The DRV103 is specified for –40°C to +85°C.

Delay

Adj

PWM

Input

Off

Thermal Shutdown

Over Current

Status OK

Flag

Load

Oscillator

REF

PWM

GND

OUT

Flyback

Diode

DMOS

ESD

Osc Freq

Adj

Duty Cycle

Adj

FREQ

Delay

DRV103

SBVS029A – JUNE 2001

www.ti.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

Summary of content (24 pages)

PAGE 1
DRV103 D RV DRV 103 103 SBVS029A – JUNE 2001 PWM LOW-SIDE DRIVER (1.5A and 3A) for Solenoids, Coils, Valves, Heaters, and Lamps FEATURES DESCRIPTION ● HIGH OUTPUT DRIVE: 1.
PAGE 2
PACKAGE/ORDERING INFORMATION PRODUCT PACKAGE PACKAGE DRAWING NUMBER SPECIFIED TEMPERATURE RANGE PACKAGE MARKING ORDERING NUMBER(1) TRANSPORT MEDIA DRV103U " SO-8 " 182 " –40°C to +85°C " DRV103U " DRV103U DRV103U/2K5 Rails Tape and Reel DRV103H " PowerPAD™ SO-8 " DDA " –40°C to +85°C " DRV103H " DRV103H DRV103H/2K5 Rails Tape and Reel NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel).
PAGE 3
ELECTRICAL CHARACTERISTICS At TC = +25°C, VS = +24V, Load = 100Ω, and 4.99kΩ “OK Flag” pullup to +5V, Delay Adj Capacitor = 100pF to Ground, Freq Adj Resistor = 205kΩ to Ground, Duty Cycle Adj Resistor = 137kΩ to Ground, unless otherwise noted.
PAGE 4
PIN CONFIGURATION SO Top View Duty Cycle Adj 1 8 Input Delay Adj 2 7 Status OK Flag Osc Freq Adj 3 6 +VS GND 4 5 OUT PIN DESCRIPTIONS PIN # NAME DESCRIPTION Pin 1 Duty Cycle Adjust Internally, this pin connects to the input of a comparator and a (2.75 x IREF) current source from VS. The voltage at this node linearly sets the duty cycle. Duty cycle can be programmed with a resistor, analog voltage, or the voltage output of a D/A converter. The active voltage range is from 1.3V to 3.
PAGE 5
TYPICAL CHARACTERISTICS At TC = +25°C and VS = +24V, unless otherwise noted. VOUT & IOUT WAVEFORMS SOLENOID LOAD VOUT & IOUT WAVEFORMS RESISTIVE LOAD PWM Mode +VS PWM Mode +VS Off Off Delay Delay 0 0 On +VS On 2 IAVG 0 0 Pull-In 0 50 1 100 IOUT (A) 0 1 3 RL IOUT (A) 2 IAVG On +VS 3 RL 0 0 50 100 Time (ms) Time (ms) CURRENT LIMIT SHUTDOWN WAVEFORMS QUIESCENT CURRENT vs JUNCTION TEMPERATURE 5.
PAGE 6
TYPICAL CHARACTERISTICS (Cont.) At TC = +25°C and VS = +24V, unless otherwise noted. OSCILLATOR FREQUENCY vs JUNCTION TEMPERATURE MINIMUM DELAY vs JUNCTION TEMPERATURE 25.5 50 CD = 0pF 25.3 Frequency (kHz) Min Delay (µs) 40 30 20 25.1 24.9 10 24.7 0 –60 –10 40 90 140 –60 90 140 Temperature (°C) DUTY CYCLE vs JUNCTION TEMPERATURE VSAT vs JUNCTION TEMPERATURE 50.8 1.6 50.6 1.4 RPWM = 137kΩ 50.4 1.2 50.2 1.0 VSAT (V) Duty Cycle (%) 40 –10 Temperature (°C) 50.0 IO = 1.
PAGE 7
BASIC OPERATION set a longer delay time. A resistor, analog voltage, or a voltage from a D/A converter can be used to control the duty cycle of the PWM output. The D/A converter must be able to sink a current 2.75 • IREF (IREF = 1.3V/RFREQ). Figure 2 illustrates a typical timing diagram with the Delay Adjust pin connected to a 3.9nF capacitor, the duty cycle set to 75%, and oscillator frequency set to 1kHz. See the “Delay Adjust” and “Duty Cycle Adjust” text for equations and further explanation.
PAGE 8
APPLICATIONS INFORMATION The internal Delay Adjust circuitry is composed of a 3µA current source and a 2.6V comparator, as shown in Figure 3. Thus, when the pin voltage is less than 2.6V, the output device is 100% ON (DC output mode). POWER SUPPLY The DRV103 operates from a single +8V to +32V supply with excellent performance. Most behavior remains unchanged throughout the full operating voltage range. Parameters that vary significantly with operating voltage are shown in the Typical Performance Curves.
PAGE 9
The DRV103’s adjustable PWM output frequency allows it to be optimized for driving virtually any type of load. A 100pF capacitor in parallel with RPWM is recommended when switching a high load current to maintain a clean output switching waveform, as shown in Figure 6. ADJUSTABLE DUTY CYCLE (PWM Mode) The DRV103’s externally adjustable duty cycle provides an accurate means of controlling power delivered to a load.
PAGE 10
The Duty Cycle Adjust pin is internally driven by an oscillator frequency dependent current source and connects to the input of a comparator as shown in Figure 8. The DRV103’s PWM adjustment is inherently monotonic. That is, a decreased voltage (or resistor value) always produces an increased duty cycle. +5V 5kΩ Pull-Up TTL or HCT OK 7 Thermal Shutdown Over Current 3.9V OUT PWM OSC 1.3V 4 DRV103 +VS 2.75 • IREF 5 FIGURE 9. Non-Latching Fault Monitoring Circuit.
PAGE 11
PACKAGE MOUNTING THERMAL RESISTANCE vs CIRCUIT BOARD COPPER AREA 80 Thermal Resistance, θJA (°C/W) Figure 12 provides recommended PCB layouts for both the SO-8 (U) and the PowerPAD™ SO-8 (H) packages. Although the metal pad of the PowerPAD™ SO-8 (H) package is electrically connected to ground (pin 4), no current should flow in this pad. Do NOT use the exposed metal pad as a power ground connection or erratic operation will result.
PAGE 12
The internal protection circuitry of the DRV103 was designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the DRV103 into thermal shutdown will degrade reliability. To maintain junction temperature below 125°C, the heat sink selected must have a θHA less than 26.3°C/W. In other words, the heat sink temperature rise above ambient must be less than 52.6°C (26.3°C/W • 2W).
PAGE 13
APPLICATIONS CIRCUITS +12V 5.6kΩ 22µF "Fault" HLMP-0156 1MΩ 7 DRV103 1.7V CT + 47µF Tantalum 8 Microsemi SK34MS 3A 40V Schottky + 6 Relay +VS OK 5 OUT Input 316kΩ Delay Adj Duty Cycle Adj 2 1 0.22µF TON (s) 47 22 10 4.7 2.2 10 5 2 1 0.5 4 GND Freq Adj CT (µF) 3 137kΩ 205kΩ FIGURE 15. Time Delay Relay Driver. +28V 22µF + Relay 24kΩ 6 +VS DRV103 OUT 8 3.9kΩ 5 Input Delay Adj Duty Cycle Adj 2 1 0.1µF 137kΩ Freq Adj GND 4 3 205kΩ Housing FIGURE 16.
PAGE 14
+12V 22µF + 3kΩ 6 +VS DRV103 8 TTLIN IRF4905 OUT 5 Input High = Load ON Low = Load OFF Duty Cycle Adj Delay Adj 2 Freq Adj 1 4 (1) LOAD 12V 70A 3 RPWM CD GND 10MΩ F ~ 500Hz NOTE: (1) Flyback diode required for inductive loads: IXYS DSE160-06A. FIGURE 17. High Power High Side Driver.
PAGE 15
PACKAGE OPTION ADDENDUM www.ti.
PAGE 16
PACKAGE OPTION ADDENDUM www.ti.com 11-Apr-2013 (4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided.
PAGE 17
PACKAGE MATERIALS INFORMATION www.ti.com 24-Jul-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device DRV103U/2K5 Package Package Pins Type Drawing SOIC D 8 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2500 330.0 12.4 Pack Materials-Page 1 6.4 B0 (mm) K0 (mm) P1 (mm) 5.2 2.1 8.0 W Pin1 (mm) Quadrant 12.
PAGE 18
PACKAGE MATERIALS INFORMATION www.ti.com 24-Jul-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DRV103U/2K5 SOIC D 8 2500 367.0 367.0 35.
PAGE 19
PAGE 20
PAGE 21
PAGE 22
PAGE 23
PAGE 24
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.