Datasheet

DP83848VYB
SNLS266D –MAY 2007–REVISED APRIL 2013 www.ti.com
— Link Integrity Monitor
— Bad SSD Detection
7.2.1 Analog Front End
In addition to the Digital Equalization and Gain Control, the DP83848VYB includes Analog Equalization
and Gain Control in the Analog Front End. The Analog Equalization reduces the amount of Digital
Equalization required in the DSP.
7.2.2 Digital Signal Processor
The Digital Signal Processor includes Adaptive Equalization with Gain Control and Base Line Wander
Compensation.
Figure 7-2. 100BASE-TX Receive Block Diagram
44 Architecture Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DP83848VYB