Datasheet

DP83848VYB
www.ti.com SNLS266D –MAY 2007–REVISED APRIL 2013
4.5 AC Specifications — Reset Timing
Parameter Description Notes Min Typ Max Units
T2.2.1 Post RESET Stabilization time prior to MDIO is pulled high for 32-bit serial 3 µs
MDC preamble for register accesses
(1)
management initialization
T2.2.2 Hardware Configuration Latch-in Time Hardware Configuration Pins are 3 µs
from the Deassertion of RESET (either described in the Pin Description
soft or hard)
(1)
section
T2.2.3 Hardware Configuration pins transition 50 ns
to output drivers
T2.2.4 RESET pulse width X1 Clock must be stable for at min. 1 µs
of 1us during RESET pulse low time.
(1) It is important to choose pull-up and/or pull-down resistors for each of the hardware configuration pins that provide fast RC time
constants in order to latch-in the proper value prior to the pin transitioning to an output driver.
Copyright © 2007–2013, Texas Instruments Incorporated Electrical Specifications 15
Submit Documentation Feedback
Product Folder Links: DP83848VYB