Datasheet

DP83640
SNOSAY8E –SEPTEMBER 2007–REVISED APRIL 2013 www.ti.com
Table 10-66. PHY Status Frame Configuration Register 2 (PSF_CFG2), address 0x16 (continued)
Bit Bit Name Default Description
7:0 IP_SA_BYTE0 0000 0000, RW First byte of IP source address:
This field contains the most significant byte of the IP source address.
10.7.4 PHY Status Frame Configuration Register 3 (PSF_CFG3), Page 6
This register provides configuration for the PHY Status Frame function. Specifically, the 16-bit value in this
register is used as the second 16-bits of the IP Source address for an IPv4 PHY Status Frame.
Table 10-67. PHY Status Frame Configuration Register 3 (PSF_CFG3), address 0x17
Bit Bit Name Default Description
15:8 IP_SA_BYTE3 0000 0000, RW Fourth byte of IP source address:
This field contains the fourth byte of the IP source address.
7:0 IP_SA_BYTE2 0000 0000, RW Third byte of IP source address:
This field contains the third byte of the IP source address.
10.7.5 PHY Status Frame Configuration Register 4 (PSF_CFG4), Page 6
This register provides configuration for the PHY Status Frame function. Specifically, the 16-bit value in this
register is used to assist in computation of the IP checksum for an IPv4 PHY Status Frame.
Table 10-68. PHY Status Frame Configuration Register 4 (PTP_PKTSTS4), address 0x18
Bit Bit Name Default Description
15:0 IP_CHKSUM 0000 0000 0000 IP Checksum:
0000, RW This field contains a precomputed value ones-complement addition of all fixed
values in the IP Header. The device will add the Total Length and Identification
values to generate the final checksum.
10.7.6 PTP SFD Configuration Register (PTP_SFDCFG), Page 6
This register provides configuration to enable outputting the RX and TX Start-of-Frame (SFD) signals on
GPIO pins. Note that GPIO assignments are not exclusive.
Table 10-69. PTP SFD Configuration Register (PTP_SFDCFG), address 0x19
Bit Bit Name Default Description
15:8 RESERVED 0000 0000, RO Reserved: Writes ignored, Read as 0
7:4 TX_SFD_GPIO 0000, RW TX SFD GPIO Select:
This field controls the GPIO output to which the TX SFD signal is assigned. Valid
values are 0 (disabled) or 1-12.
3:0 RX_SFD_GPIO 0000, RW RX SFD GPIO Select:
This field controls the GPIO output to which the RX SFD signal is assigned. Valid
values are 0 (disabled) or 1-12.
10.7.7 PTP Interrupt Control Register (PTP_INTCTL), Page 6
This register provides configuration for the IEEE 1588 interrupt function, allowing the PTP Interrupt to use
any of the GPIO pins.
Table 10-70. PTP Interrupt Control Register (PTP_INTCTL), address 0x1A
Bit Bit Name Default Description
15:4 RESERVED 0000 0000 0000, Reserved: Writes ignored, Read as 0
RO
3:0 PTP_INT_GPIO 0000, RW PTP Interrupt GPIO Select:
To enable interrupts on a GPIO pin, this field should be set to the GPIO number.
Setting this field to 0 will disable interrupts via the GPIO pins.
128 Register Block Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DP83640