Datasheet

DP83630
www.ti.com SNLS335B –OCTOBER 2010–REVISED APRIL 2013
3.6 LED INTERFACE
The DP83630 supports three configurable LED pins. The LEDs support two operational modes which are
selected by the LED mode strap and a third operational mode which is register configurable. The
definitions for the LEDs for each mode are detailed below.
Signal Name Pin Name Type Pin # Description
LED_LINK LED_LINK S, O, PU 28 LINK LED: In Mode 1, this pin indicates the status of the LINK. The LED
will be ON when Link is good.
LINK/ACT LED: In Mode 2 and Mode 3, this pin indicates transmit and
receive activity in addition to the status of the Link. The LED will be ON
when Link is good. It will blink when the transmitter or receiver is active.
LED_SPEED LED_SPEED/FX_S S, O, PU 27 SPEED LED: The LED is ON when device is in 100 Mb/s and OFF when in
D 10 Mb/s. Functionality of this LED is independent of mode selected.
LED_ACT LED_ACT S, O, PU 26 ACTIVITY LED: In Mode 1, this pin is the Activity LED which is ON when
activity is present on either Transmit or Receive.
COLLISION/DUPLEX LED: In Mode 2, this pin by default indicates
Collision detection. In Mode 3, this LED output indicates Full-Duplex status.
3.7 IEEE 1588 EVENT/TRIGGER/CLOCK INTERFACE
Signal Name Pin Name Type Pin # Description
GPIO1 GPIO1 I/O, PD 21 General Purpose I/O: These pins may be used to signal or detect events.
GPIO2 GPIO2 22
GPIO3 GPIO3 23
GPIO4 GPIO4 25
GPIO5 LED_ACT I/O, PU 26 General Purpose I/O: These pins may be used to signal or detect events.
GPIO6 LED_SPEED/FX_S 27 Care should be taken when designing systems that use LEDs but use these
D pins as GPIOs. To disable the LED functions, refer to LED Direct Control
GPIO7 LED_LINK 28 Register (LEDCR).
GPIO8 GPIO8 I/O, PD 36 General Purpose I/O: These pins may be used to signal or detect events.
GPIO9 GPIO9 37
GPIO10 TDO I/O, PU 9 General Purpose I/O: These pins may be used to signal or detect events.
GPIO11 TDI 12 Care should be taken when designing systems that use the JTAG interface
but use these pins as GPIOs.
GPIO12 CLK_OUT I/O, PD 24 General Purpose I/O: This pin may be used to signal or detect events or
may output a programmable clock signal synchronized to the internal IEEE
1588 clock or may be used as an input for an externally generated IEEE
1588 reference clock. If the system does not require the CLK_OUT signal,
the CLK_OUT output should be disabled via the CLK_OUT_EN strap.
3.8 JTAG INTERFACE
Signal Name Pin Name Type Pin # Description
TCK TCK I, PU 8 TEST CLOCK
This pin has a weak internal pullup.
TDO TDO O 9 TEST OUTPUT
TMS TMS I, PU 10 TEST MODE SELECT
This pin has a weak internal pullup.
TRST# TRST# I, PU 11 TEST RESET: Active low test reset.
This pin has a weak internal pullup.
TDI TDI I, PU 12 TEST DATA INPUT
This pin has a weak internal pullup.
Copyright © 2010–2013, Texas Instruments Incorporated Pin Descriptions 15
Submit Documentation Feedback
Product Folder Links: DP83630