Datasheet

T2.2.4
T2.2.2
32 CLOCKS
T2.2.3
outputinput
Vcc
X1 clock
Hardware
RESET_N
MDC
Latch-In of Hardware
Configuration Pins
Dual Function Pins
Become Enabled As Outputs
T2.2.1
DP83620
SNLS339C JANUARY 2011REVISED APRIL 2013
www.ti.com
4.6 AC Specifications Reset Timing
Parameter Description Notes Min Typ Max Units
T2.2.1 Post RESET Stabilization time prior to MDIO is pulled high for 32-bit serial
3 µs
MDC preamble for register accesses management initialization
T2.2.2 Hardware Configuration Latch-in Time Hardware Configuration Pins are
from the Deassertion of RESET (either described in the Pin Description 3 µs
soft or hard)
(1)
section
T2.2.3 Hardware Configuration pins transition
50 ns
to output drivers
(1)
T2.2.4 X1 Clock must be stable for at min.
RESET pulse width of 1 µs during RESET pulse low 1 µs
time.
(1) It is important to choose pull-up and/or pull-down resistors for each of the hardware configuration pins that provide fast RC time
constants in order to latch-in the proper value prior to the pin transitioning to an output driver.
16 Electrical Specifications Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DP83620