Datasheet
DLP4500
www.ti.com
DLPS028A –APRIL 2013–REVISED MAY 2013
POWER SUPPLY SEQUENCING REQUIREMENTS
DLP4500 includes five voltage-level supplies (V
CC
, V
REF
, V
OFFSET
, V
BIAS
, and V
RESET
). For reliable operation of
DLP4500, the following power supply sequencing requirements must be followed.
CAUTION
Reliable performance of the DMD requires that the following conditions be met:
1. That the V
CC
, V
REF
, V
OFFSET
, V
BIAS
, and V
RESET
power supply inputs all be present
during operation.
2. That the V
CC
, V
REF
, V
OFFSET
, V
BIAS
, and V
RESET
power supplies be sequenced on
and off in the manner prescribed below.
Repeated failure to adhere to the prescribed power-up and power-down procedures
may affect device reliability
DMD Power Supply Power-Up Procedure
Step 1: Power up V
CC
and V
REF
in any order
Step 2: Wait for V
CC
and V
REF
to each reach a stable level within their respective recommended operating ranges.
Step 3: Power up V
BIAS
, V
OFFSET
, and V
RESET
in any order, provided that the maximum delta-voltage between V
BIAS
and V
OFFSET
is not exceeded (see Absolute Maximum Ratings for details).
Note 1: During the power-up procedure, the DMD LVCMOS inputs should not be driven high until after Step 2
has been completed.
Note 2: Power supply slew rates during power up are unrestricted, provided that all other conditions are met.
DMD Power Supply Power-Down Procedure
Step 1: Command the chip set controller to execute a mirror-parking sequence. See the controller data sheet
(listed in Related Documents) for details.
Step 2: Power down V
BIAS
, V
OFFSET
, and V
RESET
in any order, provided that the maximum delta voltage between V
BIAS
and V
OFFSET
is not exceeded (see Absolute Maximum Ratings for details).
Step 3: Wait for V
BIAS
, V
OFFSET
, and V
RESET
to each discharge to a stable level within 4 V of the reference ground.
Step 4: Power down V
CC
and V
REF
in any order.
Note 1: During the power-down procedure, the DMD LVCMOS inputs should be held at a level less than
V
REF
+ 0.3 volts.
Note 2: Power-supply slew rates during power down are unrestricted, provided that all other conditions
are met.
Copyright © 2013, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Links: DLP4500