Datasheet

SCP_CLK
SCP_DI
t
SCP_SKEW
SCP_DO
t
SCP_DELAY
t
SCP_ENZ
SCP_EN
V /2
CC
0 v
SCP_CLK,
SCP_DI,
SCP_EN
Input Controller V
CC
t
r_SCP
t
f_SCP
V
CM
V
LVDS
(v)
V
ID
T
r
(20% - 80%)
T
f
(20% - 80%)
Time
V
LVDSmax
V
LVDS min
V = V + |½V |
IDLVDSmax CM
V
LVDS
= V
CM
+/- | 1/2 V
ID
|
V
LVDS min
= 0
DLP5500
DLPS013E –APRIL 2010–REVISED SEPTEMBER 2013 www.ti.com
Figure 10. LVDS Waveform Requirements
Figure 12. Serial Communications Bus Waveform
Requirements
Figure 11. Serial Communications Bus Timing
Parameters
DMD Power-Up and Power-Down Procedures
Repeated failure to adhere to the prescribed power-up and power-down procedures may affect device reliability.
The DLP5500 power-up and power-down procedures are defined by the DLPC200 Datasheet (TI Literature
number DLPS012) and the .55 XGA Chipset Datasheet (TI Literature number DLPZ004). These procedures must
be followed to ensure reliable operation of the device.
16 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DLP5500