Datasheet
Register 33: USB Memory Power Control (USBMPC), offset 0x284 ..................................................... 324
Register 34: Ethernet MAC Power Domain Status (EMACPDS), offset 0x288 ....................................... 325
Register 35: Ethernet MAC Memory Power Control (EMACMPC), offset 0x28C .................................... 326
Register 36: LCD Power Domain Status (LCDPDS), offset 0x290 ........................................................ 327
Register 37: LCD Memory Power Control (LCDMPC), offset 0x294 ...................................................... 328
Register 38: CAN 0 Power Domain Status (CAN0PDS), offset 0x298 ................................................... 329
Register 39: CAN 0 Memory Power Control (CAN0MPC), offset 0x29C ................................................ 330
Register 40: CAN 1 Power Domain Status (CAN1PDS), offset 0x2A0 .................................................. 331
Register 41: CAN 1 Memory Power Control (CAN1MPC), offset 0x2A4 ................................................ 332
Register 42: Watchdog Timer Peripheral Present (PPWD), offset 0x300 ............................................... 333
Register 43: 16/32-Bit General-Purpose Timer Peripheral Present (PPTIMER), offset 0x304 ................. 334
Register 44: General-Purpose Input/Output Peripheral Present (PPGPIO), offset 0x308 ........................ 336
Register 45: Micro Direct Memory Access Peripheral Present (PPDMA), offset 0x30C .......................... 339
Register 46: EPI Peripheral Present (PPEPI), offset 0x310 .................................................................. 340
Register 47: Hibernation Peripheral Present (PPHIB), offset 0x314 ...................................................... 341
Register 48: Universal Asynchronous Receiver/Transmitter Peripheral Present (PPUART), offset
0x318 ........................................................................................................................... 342
Register 49: Synchronous Serial Interface Peripheral Present (PPSSI), offset 0x31C ............................ 344
Register 50: Inter-Integrated Circuit Peripheral Present (PPI2C), offset 0x320 ...................................... 346
Register 51: Universal Serial Bus Peripheral Present (PPUSB), offset 0x328 ........................................ 348
Register 52: Ethernet PHY Peripheral Present (PPEPHY), offset 0x330 ............................................... 349
Register 53: Controller Area Network Peripheral Present (PPCAN), offset 0x334 .................................. 350
Register 54: Analog-to-Digital Converter Peripheral Present (PPADC), offset 0x338 ............................. 351
Register 55: Analog Comparator Peripheral Present (PPACMP), offset 0x33C ...................................... 352
Register 56: Pulse Width Modulator Peripheral Present (PPPWM), offset 0x340 ................................... 353
Register 57: Quadrature Encoder Interface Peripheral Present (PPQEI), offset 0x344 ........................... 354
Register 58: Low Pin Count Interface Peripheral Present (PPLPC), offset 0x348 .................................. 355
Register 59: Platform Environment Control Interface Peripheral Present (PPPECI), offset 0x350 ........... 356
Register 60: Fan Control Peripheral Present (PPFAN), offset 0x354 ..................................................... 357
Register 61: EEPROM Peripheral Present (PPEEPROM), offset 0x358 ................................................ 358
Register 62: 32/64-Bit Wide General-Purpose Timer Peripheral Present (PPWTIMER), offset 0x35C ..... 359
Register 63: Remote Temperature Sensor Peripheral Present (PPRTS), offset 0x370 ........................... 360
Register 64: CRC and Cryptographic Modules Peripheral Present (PPCCM), offset 0x374 .................... 361
Register 65: LCD Peripheral Present (PPLCD), offset 0x390 ............................................................... 362
Register 66: 1-Wire Peripheral Present (PPOWIRE), offset 0x398 ....................................................... 363
Register 67: Ethernet MAC Peripheral Present (PPEMAC), offset 0x39C ............................................. 364
Register 68: Power Regulator Bus Peripheral Present (PPPRB), offset 0x3A0 ...................................... 365
Register 69: Human Interface Master Peripheral Present (PPHIM), offset 0x3A4 .................................. 366
Register 70: Watchdog Timer Software Reset (SRWD), offset 0x500 ................................................... 367
Register 71: 16/32-Bit General-Purpose Timer Software Reset (SRTIMER), offset 0x504 ...................... 368
Register 72: General-Purpose Input/Output Software Reset (SRGPIO), offset 0x508 ............................ 370
Register 73: Micro Direct Memory Access Software Reset (SRDMA), offset 0x50C ............................... 374
Register 74: EPI Software Reset (SREPI), offset 0x510 ...................................................................... 375
Register 75: Hibernation Software Reset (SRHIB), offset 0x514 ........................................................... 376
Register 76: Universal Asynchronous Receiver/Transmitter Software Reset (SRUART), offset 0x518 .... 377
Register 77: Synchronous Serial Interface Software Reset (SRSSI), offset 0x51C ................................ 379
Register 78: Inter-Integrated Circuit Software Reset (SRI2C), offset 0x520 ........................................... 381
Register 79: Universal Serial Bus Software Reset (SRUSB), offset 0x528 ............................................ 383
31December 13, 2013
Texas Instruments-Advance Information
Tiva
™
TM4C129XNCZAD Microcontroller