Datasheet
Figure 32-31. Master Mode SSI Timing for SPI Frame Format (FRF=00), with SPH=1 .............. 2144
Figure 32-32. Slave Mode SSI Timing for SPI Frame Format (FRF=00), with SPH=1 ................ 2144
Figure 32-33. I
2
C Timing ....................................................................................................... 2146
Figure 32-34. MOSC Crystal Characteristics for Ethernet ........................................................ 2146
Figure 32-35. Single-Ended MOSC Characteristics for Ethernet .............................................. 2147
Figure 32-36. EN0RREF_CLK 50-MHz Oscillator Characteristics ............................................ 2147
Figure 32-37. Reset Timing ................................................................................................... 2148
Figure 32-38. Station Management Write and Read Timing ..................................................... 2149
Figure 32-39. 100 Mb/s MII Transmit Timing ........................................................................... 2149
Figure 32-40. 100 Mb/s MII Receive Timing ............................................................................ 2150
Figure 32-41. 100 Base-TX Transmit Timing ........................................................................... 2150
Figure 32-42. 10 Mb/s MII Transmit Timing ............................................................................. 2151
Figure 32-43. 10 Mb/s MII Receive Timing ............................................................................. 2151
Figure 32-44. 10Base-TX Normal Link Pulse Timing ............................................................... 2152
Figure 32-45. Auto-Negotiation Fast Link Pulse Timing ........................................................... 2152
Figure 32-46. 100Base-TX Signal Detect Timing ..................................................................... 2153
Figure 32-47. RMII Transmit Timing ....................................................................................... 2153
Figure 32-48. RMII Receive Timing ........................................................................................ 2153
Figure 32-49. ULPI Interface Timing Diagram ......................................................................... 2155
Figure 32-50. Command Write in Hitachi Mode ....................................................................... 2158
Figure 32-51. Data Write in Hitachi Mode ............................................................................... 2158
Figure 32-52. Command Read in Hitachi Mode ...................................................................... 2159
Figure 32-53. Data Read in Hitachi Mode ............................................................................... 2159
Figure 32-54. Motorola 6800 Graphic Display Mode Write (Synchronous & Asynchronous
Operation) ....................................................................................................... 2160
Figure 32-55. Motorola 6800 Graphic Display Mode Read (Synchronous & Asynchronous
Operation) ....................................................................................................... 2161
Figure 32-56. Motorola 6800 Graphic Display Mode Status (Synchronous & Asynchronous
Operation) ....................................................................................................... 2162
Figure 32-57. Micro-Interface Graphic Display Intel Write ........................................................ 2163
Figure 32-58. Micro-Interface Graphic Display Intel Read ........................................................ 2164
Figure 32-59. Micro-Interface Graphic Display Intel Status ...................................................... 2165
Figure 32-60. LCD Raster-Mode Display Format .................................................................... 2167
Figure 32-61. LCD Raster-Mode Active .................................................................................. 2168
Figure 32-62. LCD Raster-Mode Passive ............................................................................... 2169
Figure 32-63. LCD Raster-Mode Control Signal Activation ....................................................... 2170
Figure 32-64. LCD Raster-Mode Control Signal Deactivation ................................................... 2171
Figure A-1. Key to Part Numbers ........................................................................................ 2176
Figure A-2. TM4C129XNCZAD 212-Ball BGA Package Diagram .......................................... 2178
Figure A-3. 212-Ball BGA ZAD Package Carrier Tape .......................................................... 2179
Figure A-4. 212-Ball BGA ZAD Package Plastic Reel .......................................................... 2180
Figure A-5. 212-Ball BGA ZAD Package Tape and Reel Box ................................................ 2180
19December 13, 2013
Texas Instruments-Advance Information
Tiva
™
TM4C129XNCZAD Microcontroller