Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsDev KitsPCB design board

Tiva

™

TM4C129XNCZAD Microcontroller

DATA SHEET

Texas Instruments Incorporated

DS-TM4C129XNCZAD-15638.2711

SPMS444

TEXAS INSTRUMENTS-ADVANCE INFORMATION

Summary of content (2182 pages)

PAGE 1
TE X AS INS TRUM E NTS - ADVANCE INFO R MAT ION Tiva™ TM4C129XNCZAD Microcontroller D ATA SHE E T D S -T M 4C 129XNCZ A D- 1 5 6 3 8 .
PAGE 2
Copyright Copyright © 2007-2013 Texas Instruments Incorporated. Tiva and TivaWare are trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. All other trademarks are the property of others. ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.
PAGE 3
Tiva™ TM4C129XNCZAD Microcontroller Table of Contents Revision History ............................................................................................................................. 53 About This Document .................................................................................................................... 54 Audience .............................................................................................................................................. About This Manual .
PAGE 4
Table of Contents 2.4.5 2.4.6 2.4.7 2.5 2.5.1 2.5.2 2.5.3 2.5.4 2.5.5 2.5.6 2.5.7 2.6 2.6.1 2.6.2 2.6.3 2.6.4 2.7 2.7.1 2.7.2 2.8 Bit-Banding ................................................................................................................. Data Storage .............................................................................................................. Synchronization Primitives ...........................................................................................
PAGE 5
Tiva™ TM4C129XNCZAD Microcontroller 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 5.2.6 5.3 5.4 5.5 5.6 Device Identification .................................................................................................... Reset Control .............................................................................................................. Non-Maskable Interrupt ............................................................................................... Power Control .........................................
PAGE 6
Table of Contents 8.3 8.4 8.5 8.6 Register Map .............................................................................................................. 651 Internal Memory Register Descriptions (Internal Memory Control Offset) ......................... 653 EEPROM Register Descriptions (EEPROM Offset) ........................................................ 679 Memory Register Descriptions (System Control Offset) ..................................................
PAGE 7
Tiva™ TM4C129XNCZAD Microcontroller 11.4.2 11.4.3 11.4.4 11.5 11.6 SDRAM Mode ............................................................................................................. Host Bus Mode ........................................................................................................... General-Purpose Mode ............................................................................................... Register Map ......................................................................
PAGE 8
Table of Contents 15.1.2 15.1.3 15.1.4 15.1.5 15.1.6 15.1.7 15.2 15.3 15.4 Power Management .................................................................................................. 1069 Reset Management ................................................................................................... 1069 µDMA and Interrupt Requests .................................................................................... 1069 Operation Description ....................................................
PAGE 9
Tiva™ TM4C129XNCZAD Microcontroller 18.4.1 18.4.2 18.5 18.6 Module Initialization ................................................................................................... Sample Sequencer Configuration ............................................................................... Register Map ............................................................................................................ Register Descriptions .........................................................................
PAGE 10
Table of Contents 21.4 21.4.1 21.4.2 21.5 21.6 21.7 21.8 Initialization and Configuration .................................................................................... Configure the I2C Module to Transmit a Single Byte as a Master .................................. Configure the I2C Master to High Speed Mode ............................................................ Register Map ............................................................................................................
PAGE 11
Tiva™ TM4C129XNCZAD Microcontroller 24.2 Signal Description ..................................................................................................... 1586 24.3 Functional Description ............................................................................................... 1588 24.3.1 Ethernet Clock Control ............................................................................................... 1588 24.3.2 MII/RMII Interface Signals ..................................................
PAGE 12
Table of Contents 26.7 26.8 Register Map ............................................................................................................ 1868 Register Descriptions ................................................................................................. 1869 27 Analog Comparators .......................................................................................... 1915 27.1 27.2 27.3 27.3.1 27.4 27.5 27.6 Block Diagram .........................................................
PAGE 13
Tiva™ TM4C129XNCZAD Microcontroller 32.4 Load Conditions ........................................................................................................ 2105 32.5 JTAG and Boundary Scan .......................................................................................... 2106 32.6 Power and Brown-Out ............................................................................................... 2107 32.6.1 VDDA Levels ...........................................................................
PAGE 14
Table of Contents List of Figures Figure 1-1. Figure 2-1. Figure 2-2. Figure 2-3. Figure 2-4. Figure 2-5. Figure 2-6. Figure 2-7. Figure 3-1. Figure 3-2. Figure 4-1. Figure 4-2. Figure 4-3. Figure 4-4. Figure 4-5. Figure 5-1. Figure 5-2. Figure 5-3. Figure 5-4. Figure 5-5. Figure 5-6. Figure 7-1. Figure 7-2. Figure 7-3. Figure 7-4. Figure 7-5. Figure 7-6. Figure 7-7. Figure 7-8. Figure 8-1. Figure 8-2. Figure 8-3. Figure 8-4. Figure 8-5. Figure 8-6. Figure 8-7. Figure 9-1. Figure 9-2. Figure 9-3.
PAGE 15
Tiva™ TM4C129XNCZAD Microcontroller Figure 10-4. Figure 11-1. Figure 11-2. Figure 11-3. Figure 11-4. Figure 11-5. Figure 11-6. Figure 11-7. Figure 11-8. Figure 11-9. Figure 11-10. Figure 11-11. Figure 11-12. Figure 11-13. Figure 11-14. Figure 11-15. Figure 11-16. Figure 11-17. Figure 11-18. Figure 11-19. Figure 11-20. Figure 11-21. Figure 11-22. Figure 11-23. Figure 11-24. Figure 11-25. Figure 11-26. Figure 11-27. Figure 11-28. Figure 11-29. Figure 13-1. Figure 13-2. Figure 13-3. Figure 13-4. Figure 13-5.
PAGE 16
Table of Contents Figure 14-4. Figure 14-5. Figure 14-6. Figure 14-7. Figure 15-1. Figure 15-2. Figure 15-3. Figure 16-1. Figure 16-2. Figure 16-3. Figure 16-4. Figure 16-5. Figure 16-6. Figure 16-7. Figure 16-8. Figure 17-1. Figure 18-1. Figure 18-2. Figure 18-3. Figure 18-4. Figure 18-5. Figure 18-6. Figure 18-7. Figure 18-8. Figure 18-9. Figure 18-10. Figure 18-11. Figure 18-12. Figure 18-13. Figure 18-14. Figure 19-1. Figure 19-2. Figure 19-3. Figure 20-1. Figure 20-2. Figure 20-3. Figure 20-4.
PAGE 17
Tiva™ TM4C129XNCZAD Microcontroller Figure 21-7. Figure 21-8. Figure 21-9. Figure 21-10. Figure 21-11. Figure 21-12. Figure 21-13. Figure 21-14. Figure 21-15. Figure 22-1. Figure 22-2. Figure 22-3. Figure 22-4. Figure 22-5. Figure 22-6. Figure 23-1. Figure 23-2. Figure 23-3. Figure 23-4. Figure 24-1. Figure 24-2. Figure 24-3. Figure 24-4. Figure 24-5. Figure 24-6. Figure 24-7. Figure 24-8. Figure 24-9. Figure 24-10. Figure 24-11. Figure 24-12. Figure 24-13. Figure 24-14. Figure 24-15. Figure 24-16.
PAGE 18
Table of Contents Figure 26-12. Figure 26-13. Figure 26-14. Figure 26-15. Figure 27-1. Figure 27-2. Figure 27-3. Figure 28-1. Figure 28-2. Figure 28-3. Figure 28-4. Figure 28-5. Figure 28-6. Figure 29-1. Figure 29-2. Figure 29-3. Figure 30-1. Figure 32-1. Figure 32-2. Figure 32-3. Figure 32-4. Figure 32-5. Figure 32-6. Figure 32-7. Figure 32-8. Figure 32-9. Figure 32-10. Figure 32-11. Figure 32-12. Figure 32-13. Figure 32-14. Figure 32-15. Figure 32-16. Figure 32-17. Figure 32-18. Figure 32-19.
PAGE 19
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-31. Figure 32-32. Figure 32-33. Figure 32-34. Figure 32-35. Figure 32-36. Figure 32-37. Figure 32-38. Figure 32-39. Figure 32-40. Figure 32-41. Figure 32-42. Figure 32-43. Figure 32-44. Figure 32-45. Figure 32-46. Figure 32-47. Figure 32-48. Figure 32-49. Figure 32-50. Figure 32-51. Figure 32-52. Figure 32-53. Figure 32-54. Figure 32-55. Figure 32-56. Figure 32-57. Figure 32-58. Figure 32-59. Figure 32-60. Figure 32-61. Figure 32-62. Figure 32-63. Figure 32-64.
PAGE 20
Table of Contents List of Tables Table 1. Table 2. Table 1-1. Table 2-1. Table 2-2. Table 2-3. Table 2-4. Table 2-5. Table 2-6. Table 2-7. Table 2-8. Table 2-9. Table 2-10. Table 2-11. Table 2-12. Table 2-13. Table 3-1. Table 3-2. Table 3-3. Table 3-4. Table 3-5. Table 3-6. Table 3-7. Table 3-8. Table 3-9. Table 3-10. Table 4-1. Table 4-2. Table 4-3. Table 5-1. Table 5-2. Table 5-3. Table 5-4. Table 5-5. Table 5-6. Table 5-7. Table 5-8. Table 5-9. Table 5-10. Table 5-11. Table 5-12. Table 5-13. Table 5-14.
PAGE 21
Tiva™ TM4C129XNCZAD Microcontroller Table 5-18. Table 5-19. Table 5-20. Table 5-21. Table 5-22. Table 5-23. Table 5-24. Table 5-25. Table 5-26. Table 5-27. Table 5-28. Table 5-29. Table 5-30. Table 5-31. Table 5-32. Table 5-33. Table 5-34. Table 5-35. Table 5-36. Table 6-1. Table 7-1. Table 7-2. Table 7-3. Table 8-1. Table 8-2. Table 8-3. Table 8-4. Table 8-5. Table 8-6. Table 9-1. Table 9-2. Table 9-3. Table 9-4. Table 9-5. Table 9-6. Table 9-7. Table 9-8. Table 9-9. Table 9-10. Table 9-11. Table 9-12.
PAGE 22
Table of Contents Table 10-6. Table 10-7. Table 10-8. Table 10-9. Table 10-10. Table 10-11. Table 10-12. Table 10-13. Table 11-1. Table 11-2. Table 11-3. Table 11-4. Table 11-5. Table 11-6. Table 11-7. Table 11-8. Table 11-9. Table 11-10. Table 11-11. Table 11-12. Table 11-13. Table 11-14. Table 11-15. Table 12-1. Table 12-2. Table 12-3. Table 13-1. Table 13-2. Table 13-3. Table 13-4. Table 13-5. Table 13-6. Table 14-1. Table 14-2. Table 14-3. Table 14-4. Table 14-5. Table 14-6. Table 14-7. Table 14-8.
PAGE 23
Tiva™ TM4C129XNCZAD Microcontroller Table 15-8. Table 15-9. Table 15-10. Table 15-11. Table 15-12. Table 15-13. Table 16-1. Table 16-2. Table 16-3. Table 16-4. Table 16-5. Table 16-6. Table 16-7. Table 16-8. Table 16-9. Table 16-10. Table 16-11. Table 17-1. Table 18-1. Table 18-2. Table 18-3. Table 18-4. Table 18-5. Table 18-6. Table 18-7. Table 18-8. Table 18-9. Table 19-1. Table 19-2. Table 19-3. Table 20-1. Table 20-2. Table 20-3. Table 20-4. Table 20-5. Table 21-1. Table 21-2. Table 21-3. Table 21-4.
PAGE 24
Table of Contents Table 23-5. Table 24-1. Table 24-2. Table 24-3. Table 24-4. Table 24-5. Table 24-6. Table 24-7. Table 24-8. Table 24-9. Table 24-10. Table 24-11. Table 24-12. Table 24-13. Table 24-14. Table 24-15. Table 24-16. Table 24-17. Table 24-18. Table 24-19. Table 24-20. Table 24-21. Table 24-22. Table 24-23. Table 24-24. Table 24-25. Table 24-26. Table 24-27. Table 24-28. Table 24-29. Table 24-30. Table 24-31. Table 24-32. Table 24-33. Table 24-34. Table 24-35. Table 24-36. Table 25-1.
PAGE 25
Tiva™ TM4C129XNCZAD Microcontroller Table 26-10. Table 26-11. Table 27-1. Table 27-2. Table 27-3. Table 27-4. Table 27-5. Table 28-1. Table 28-2. Table 29-1. Table 29-2. Table 31-1. Table 31-2. Table 31-3. Table 31-4. Table 31-5. Table 31-6. Table 31-7. Table 32-1. Table 32-2. Table 32-3. Table 32-4. Table 32-5. Table 32-6. Table 32-7. Table 32-8. Table 32-9. Table 32-10. Table 32-11. Table 32-12. Table 32-13. Table 32-14. Table 32-15. Table 32-16. Table 32-17. Table 32-18. Table 32-19. Table 32-20.
PAGE 26
Table of Contents Table 32-29. Table 32-30. Table 32-31. Table 32-32. Table 32-33. Table 32-34. Table 32-35. Table 32-36. Table 32-37. Table 32-38. Table 32-39. Table 32-40. Table 32-41. Table 32-42. Table 32-43. Table 32-44. Table 32-45. Table 32-46. Table 32-47. Table 32-48. Table 32-49. Table 32-50. Table 32-51. Table 32-52. Table 32-53. Table 32-54. Table 32-55. Table 32-56. Table 32-57. Table 32-58. Table 32-59. Table 32-60. Table 32-61. Table 32-62. Table 32-63. Table 32-64. Table 32-65. Table 32-66.
PAGE 27
Tiva™ TM4C129XNCZAD Microcontroller Table 32-74. Current Consumption ....................................................................................... 2173 Table 32-75. Peripheral Current Consumption ....................................................................... 2175 Table A-1. Orderable Part Numbers ..................................................................................
PAGE 28
Table of Contents List of Registers The Cortex-M4F Processor ........................................................................................................... 89 Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20: Register 21: Register 22: Cortex General-Purpose Register 0 (R0) ......................
PAGE 29
Tiva™ TM4C129XNCZAD Microcontroller Register 22: Register 23: Register 24: Register 25: Register 26: Register 27: Register 28: Register 29: Register 30: Register 31: Register 32: Register 33: Register 34: Register 35: Register 36: Register 37: Register 38: Register 39: Register 40: Register 41: Register 42: Register 43: Register 44: Register 45: Register 46: Register 47: Register 48: Register 49: Register 50: Register 51: Register 52: Register 53: Register 54: Register 55: Register 56: Register 57: Registe
PAGE 30
Table of Contents Register 70: Register 71: Register 72: Register 73: Register 74: Register 75: Register 76: Register 77: Register 78: Register 79: Register 80: Register 81: Register 82: Register 83: MPU Control (MPUCTRL), offset 0xD94 .......................................................................... 204 MPU Region Number (MPUNUMBER), offset 0xD98 ....................................................... 206 MPU Region Base Address (MPUBASE), offset 0xD9C ...........................................
PAGE 31
Tiva™ TM4C129XNCZAD Microcontroller Register 33: Register 34: Register 35: Register 36: Register 37: Register 38: Register 39: Register 40: Register 41: Register 42: Register 43: Register 44: Register 45: Register 46: Register 47: Register 48: Register 49: Register 50: Register 51: Register 52: Register 53: Register 54: Register 55: Register 56: Register 57: Register 58: Register 59: Register 60: Register 61: Register 62: Register 63: Register 64: Register 65: Register 66: Register 67: Register 68: Registe
PAGE 32
Table of Contents Register 80: Register 81: Register 82: Register 83: Register 84: Register 85: Register 86: Register 87: Register 88: Register 89: Register 90: Register 91: Register 92: Register 93: Register 94: Register 95: Register 96: Register 97: Register 98: Register 99: Register 100: Register 101: Register 102: Register 103: Register 104: Register 105: Register 106: Register 107: Register 108: Register 109: Register 110: Register 111: Register 112: Register 113: Register 114: Register 115: Register
PAGE 33
Tiva™ TM4C129XNCZAD Microcontroller Register 118: Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control (SCGCUART), offset 0x718 ............................................................................................ 430 Register 119: Synchronous Serial Interface Sleep Mode Clock Gating Control (SCGCSSI), offset 0x71C ...........................................................................................................................
PAGE 34
Table of Contents Register 150: CRC and Cryptographic Modules Deep-Sleep Mode Clock Gating Control (DCGCCCM), offset 0x874 .................................................................................................................. 469 Register 151: LCD Controller Deep-Sleep Mode Clock Gating Control (DCGCLCD), offset 0x890 ........... 470 Register 152: 1-Wire Deep-Sleep Mode Clock Gating Control (DCGCOWIRE), offset 0x898 ...................
PAGE 35
Tiva™ TM4C129XNCZAD Microcontroller Register 196: Cryptographic Modules Clock Gating Request (CCMCGREQ), offset 0x204 ...................... 552 Processor Support and Exception Module ............................................................................... 553 Register 1: Register 2: Register 3: Register 4: System Exception Raw Interrupt Status (SYSEXCRIS), offset 0x000 ................................ System Exception Interrupt Mask (SYSEXCIM), offset 0x004 .......................................
PAGE 36
Table of Contents Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20: Register 21: Register 22: Register 23: Register 24: Register 25: Register 26: Register 27: Register 28: Register 29: Register 30: Register 31: Register 32: Register 33: Register 34: Register 35: Register 36: Register 37: Register 38: Register 39: Register 40: Register 41: Register 42: Register 43: Register 44: Register 45: R
PAGE 37
Tiva™ TM4C129XNCZAD Microcontroller Register 56: Register 57: Register 58: Register 59: Register 60: Register 61: Register 62: Register 63: Register 64: Register 65: Register 66: Register 67: Register 68: Register 69: Register 70: Register 71: Register 72: Flash Memory Protection Program Enable 4 (FMPPE4), offset 0x410 ............................... 700 Flash Memory Protection Program Enable 5 (FMPPE5), offset 0x414 ...............................
PAGE 38
Table of Contents Register 31: Register 32: Register 33: Register 34: DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0 ........................................... DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4 ........................................... DMA PrimeCell Identification 2 (DMAPCellID2), offset 0xFF8 ........................................... DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC ...........................................
PAGE 39
Tiva™ TM4C129XNCZAD Microcontroller External Peripheral Interface (EPI) .............................................................................................
PAGE 40
Table of Contents Cyclical Redundancy Check (CRC) ............................................................................................ 977 Register 1: Register 2: Register 3: Register 4: CRC Control (CRCCTRL), offset 0x400 ........................................................................... 981 CRC SEED/Context (CRCSEED), offset 0x410 ................................................................ 983 CRC Data Input (CRCDIN), offset 0x414 ...................................................
PAGE 41
Tiva™ TM4C129XNCZAD Microcontroller Data Encryption Standard Accelerator (DES) ......................................................................... 1038 Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20: Register 21: Register 22: DES Key 3 LSW for 192-Bit Key (DES_KEY3_L), offset 0x000 ..................
PAGE 42
Table of Contents Register 25: Register 26: Register 27: Register 28: Register 29: Register 30: Register 31: Register 32: Register 33: Register 34: Register 35: Register 36: Register 37: Register 38: Register 39: Register 40: Register 41: Register 42: Register 43: Register 44: SHA Data 5 Input (SHA_DATA_5_IN), offset 0x094 ........................................................ 1090 SHA Data 6 Input (SHA_DATA_6_IN), offset 0x098 ........................................................
PAGE 43
Tiva™ TM4C129XNCZAD Microcontroller Register 28: GPTM Clock Configuration (GPTMCC), offset 0xFC8 ..................................................... 1174 Watchdog Timers .......................................................................................................................
PAGE 44
Table of Contents Register 26: Register 27: Register 28: Register 29: Register 30: Register 31: Register 32: Register 33: Register 34: Register 35: Register 36: Register 37: Register 38: Register 39: Register 40: Register 41: Register 42: Register 43: Register 44: Register 45: Register 46: Register 47: Register 48: Register 49: Register 50: Register 51: Register 52: Register 53: Register 54: Register 55: Register 56: Register 57: Register 58: Register 59: Register 60: Register 61: Register 62: Register 63:
PAGE 45
Tiva™ TM4C129XNCZAD Microcontroller Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20: Register 21: Register 22: Register 23: Register 24: Register 25: Register 26: Register 27: Register 28: Register 29: Register 30: UART Flag (UARTFR), offset 0x018 ..............................................................................
PAGE 46
Table of Contents Register 20: Register 21: Register 22: Register 23: Register 24: QSSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC ........................................ QSSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 ........................................... QSSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 ........................................... QSSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 ...........................................
PAGE 47
Tiva™ TM4C129XNCZAD Microcontroller Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20: Register 21: Register 22: Register 23: Register 24: Register 25: Register 26: Register 27: Register 28: Register 29: Register 30: Register 31: Register 32: Register 33: Register 34: Register 35: Register 36: Register 37: CAN Status (CA
PAGE 48
Table of Contents Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20: Register 21: Register 22: Register 23: Register 24: Register 25: Register 26: Register 27: Register 28: Register 29: Register 30: Register 31: Register 32: Register 33: Register 34: Register 35: Register 36: Register 37: Register 38: Register 39: Register 40: Register 41: Register 42: Register 43: Register 44: Register 45: Register 46: Register 47: Register 48: Register 49:
PAGE 49
Tiva™ TM4C129XNCZAD Microcontroller Register 54: Register 55: Register 56: Register 57: Register 58: Register 59: Register 60: Register 61: Register 62: Register 63: Register 64: Register 65: Register 66: Register 67: Register 68: Register 69: Register 70: Register 71: Register 72: Register 73: Register 74: Register 75: Register 76: Register 77: Register 78: Register 79: Register 80: Register 81: Register 82: Register 83: Register 84: Register 85: Register 86: Register 87: Register 88: Register 89: Registe
PAGE 50
Table of Contents Register 100: Ethernet PHY LED Configuration - MR37 (EPHYLEDCFG), address 0x025 ..................... 1836 LCD Controller ...........................................................................................................................
PAGE 51
Tiva™ TM4C129XNCZAD Microcontroller Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20: Register 21: Register 22: Register 23: Register 24: Register 25: Register 26: Register 27: Register 28: Register 29: Register 30: Register 31: Register 32: Register 33: Register 34: Register 35: Register 36: Register 37: Register 38: Register 39: Register 40: Register 41: Register 42: Register 4
PAGE 52
Table of Contents Register 55: Register 56: Register 57: Register 58: Register 59: Register 60: Register 61: Register 62: Register 63: Register 64: Register 65: Register 66: Register 67: Register 68: Register 69: Register 70: Register 71: Register 72: Register 73: Register 74: Register 75: Register 76: Register 77: Register 78: Register 79: Register 80: Register 81: Register 82: Register 83: Register 84: Register 85: Register 86: Register 87: Register 88: Register 89: PWM3 Dead-Band Control (PWM3DBCTL), o
PAGE 53
Tiva™ TM4C129XNCZAD Microcontroller Revision History The revision history table notes changes made between the indicated revisions of the TM4C129XNCZAD data sheet. Table 1. Revision History Date December 2013 October 2013 Revision Description 15638.2711 ■ Changed NDA (Non-Disclosure Agreement) footer to indicate NDA only applies to USB content. ■ In System Control chapter: – Added sections "Optional Clock Output Signal (DIVSCLK)" and "Hardware System Service Request".
PAGE 54
About This Document About This Document This data sheet provides reference information for the TM4C129XNCZAD microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex™-M4F core. Audience This manual is intended for system software developers, hardware designers, and application developers. About This Manual This document is organized into sections that correspond to each major feature.
PAGE 55
Tiva™ TM4C129XNCZAD Microcontroller Documentation Conventions This document uses the conventions shown in Table 2 on page 55. Table 2. Documentation Conventions Notation Meaning General Register Notation REGISTER APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register.
PAGE 56
About This Document Table 2. Documentation Conventions (continued) Notation Meaning assert a signal Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
PAGE 57
Tiva™ TM4C129XNCZAD Microcontroller 1 Architectural Overview ® Texas Instrument's Tiva™ C Series microcontrollers provide designers a high-performance ARM Cortex™-M-based architecture with a broad set of integration capabilities and a strong ecosystem of software and development tools. Targeting performance and flexibility, the Tiva™ C Series architecture offers a 120 MHz Cortex-M with FPU, a variety of integrated memories and multiple programmable GPIO.
PAGE 58
Architectural Overview In addition, Tiva™ C Series microcontrollers offer the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure, and a large user community. Additionally, these microcontrollers use ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the TM4C129XNCZAD microcontroller is code-compatible to all members of the extensive Tiva™ C Series, providing flexibility to fit precise needs.
PAGE 59
Tiva™ TM4C129XNCZAD Microcontroller Table 1-1. TM4C129XNCZAD Microcontroller Features (continued) Feature Description General-Purpose Timer (GPTM) Eight 16/32-bit GPTM blocks Watchdog Timer (WDT) Two watchdog timers Hibernation Module (HIB) Low-power battery-backed Hibernation module General-Purpose Input/Output (GPIO) 18 physical GPIO blocks Advanced Motion Control Pulse Width Modulator (PWM) One PWM module, with four PWM generator blocks and a control block, for a total of 8 PWM outputs.
PAGE 60
Architectural Overview Figure 1-1. Tiva™ TM4C129XNCZAD Microcontroller High-Level Block Diagram JTAG/SWD ARM® Cortex™-M4F ROM (120MHz) System Control and Clocks (w/ Precis. Osc.
PAGE 61
Tiva™ TM4C129XNCZAD Microcontroller 1.3 TM4C129XNCZAD Microcontroller Features The TM4C129XNCZAD microcontroller component features and general function are discussed in more detail in the following section. 1.3.1 ARM Cortex-M4F Processor Core All members of the Tiva™ C Series, including the TM4C129XNCZAD microcontroller, are designed around an ARM Cortex-M processor core.
PAGE 62
Architectural Overview ■ Migration from the ARM7™ processor family for better performance and power efficiency ■ Optimized for single-cycle Flash memory usage up to specific frequencies; see “Internal Memory” on page 630 for more information. ■ Ultra-low power consumption with integrated sleep modes 1.3.1.2 System Timer (SysTick) (see page 145) ARM Cortex-M4F includes an integrated system timer, SysTick.
PAGE 63
Tiva™ TM4C129XNCZAD Microcontroller 1.3.1.6 Floating-Point Unit (FPU) (see page 152) The FPU fully supports single-precision add, subtract, multiply, divide, multiply and accumulate, and square root operations. It also provides conversions between fixed-point and floating-point data formats, and floating-point constant instructions.
PAGE 64
Architectural Overview ■ Ethernet Controller 1.3.2.2 Flash Memory (see page 634) The TM4C129XNCZAD microcontroller provides 1024 KB of on-chip Flash memory. The Flash memory is configured as four banks of 16K x 128 bits (4 * 256 KB total) which are two-way interleaved. Memory blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified.
PAGE 65
Tiva™ TM4C129XNCZAD Microcontroller Check (CRC)” on page 977 and “Advance Encryption Standard Accelerator (AES)” on page 986 for more information. 1.3.2.
PAGE 66
Architectural Overview – Supports low-cost SDRAMs up to 64 MB (512 megabits) – Includes automatic refresh and access to all banks/rows – Includes a Sleep/Standby mode to keep contents active with minimal power draw – Multiplexed address/data interface for reduced pin count ■ Host-Bus mode – Traditional x8 and x16 MCU bus interface capabilities – Similar device compatibility options as PIC, ATmega, 8051, and others – Access to SRAM, NOR Flash memory, and other devices, with up to 1 MB of addressing in non-m
PAGE 67
Tiva™ TM4C129XNCZAD Microcontroller 1.3.4 Cyclical Redundancy Check (CRC) (see page 977) The TM4C129XNCZAD microcontroller includes a CRC computation module for uses such as message transfer and safety system checks. This module can be used in conjunction with the AES and DES modules. The CRC has the following features: ■ Support four major CRC forms: – CRC16-CCITT as used by CCITT/ITU X.25 – CRC16-IBM as used by USB and ANSI – CRC32-IEEE as used by IEEE802.3 and MPEG2 – CRC32C as used by G.
PAGE 68
Architectural Overview ■ Support for CBC_MAC and Fedora 9 (F9) authentication modes ■ Basic GHASH operation (when selecting no encryption) ■ Key scheduling in hardware ■ Support for µDMA transfers ■ Fully synchronous design 1.3.6 Data Encryption Standard (DES) Accelerator (see page 1038) The DES module provides hardware accelerated data encryption and decryption functions.
PAGE 69
Tiva™ TM4C129XNCZAD Microcontroller 1.3.8 Serial Communications Peripherals The TM4C129XNCZAD controller supports both asynchronous and synchronous serial communications with: ■ 10/100 Ethernet MAC with Advanced IEEE 1588 PTP hardware and both Media Independent Interface (MII) and Reduced MII (RMII) support; integrated PHY provided ■ Two CAN 2.0 A/B controllers ■ USB 2.
PAGE 70
Architectural Overview – Programmable 64-bit Hash Filter for multicast address filtering – Promiscuous mode support ■ Processor offloading – Programmable insertion (TX) or deletion (RX) of preamble and start-of-frame data – Programmable generation (TX) or deletion (RX) of CRC and pad data – IP header and hardware checksum checking (IPv4, IPv6, TCP/UDP/ICMP) ■ Highly configurable – LED activity selection – Supports network statistics with RMON/MIB counters – Supports Magic Packet and wakeup frames ■ Efficie
PAGE 71
Tiva™ TM4C129XNCZAD Microcontroller ■ Bit rates up to 1 Mbps ■ 32 message objects with individual identifier masks ■ Maskable interrupt ■ Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications ■ Programmable loopback mode for self-test operation ■ Programmable FIFO mode enables storage of multiple message objects ■ Gluelessly attaches to an external CAN transceiver through the CANnTX and CANnRX signals 1.3.8.
PAGE 72
Architectural Overview 1.3.8.4 UART (see page 1309) A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately. The TM4C129XNCZAD microcontroller includes eight fully programmable 16C550-type UARTs. Although the functionality is similar to a 16C550 UART, this UART design is not register compatible.
PAGE 73
Tiva™ TM4C129XNCZAD Microcontroller – UART3 (modem flow control) – UART4 (modem flow control) ■ EIA-485 9-bit support ■ Standard FIFO-level and End-of-Transmission interrupts ■ Efficient transfers using Micro Direct Memory Access Controller (µDMA) – Separate channels for transmit and receive – Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level – Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO
PAGE 74
Architectural Overview – Supports both transmitting and receiving data as either a master or a slave – Supports simultaneous master and slave operation ■ Four I2C modes – Master transmit – Master receive – Slave transmit – Slave receive ■ Two 8-entry FIFOs for receive and transmit data – FIFOs can be independently assigned to master or slave ■ Four transmission speeds: – Standard (100 Kbps) – Fast-mode (400 Kbps) – Fast-mode plus (1 Mbps) – High-speed mode (3.
PAGE 75
Tiva™ TM4C129XNCZAD Microcontroller 1.3.8.7 QSSI (see page 1375) Quad Synchronous Serial Interface (QSSI) is a bi-directional communications interface that converts data between parallel and serial. The QSSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The QSSI module can be configured as either a master or slave device.
PAGE 76
Architectural Overview ■ Lower-power battery-backed Hibernation module ■ Real-Time Clock in Hibernation module ■ Two Watchdog Timers – One timer runs off the main oscillator – One timer runs off the precision internal oscillator ■ Up to 140 GPIOs, depending on configuration – Highly flexible pin muxing allows use as GPIO or one of several peripheral functions – Independently configurable to 2-, 4-, 8-, 10-, or 12-mA drive capability – Up to 4 GPIOs can have 18-mA drive capability The following sections pro
PAGE 77
Tiva™ TM4C129XNCZAD Microcontroller ■ Design optimizations for improved bus access performance between µDMA controller and the processor core – µDMA controller access is subordinate to core access – RAM striping – Peripheral bus segmentation ■ Data sizes of 8, 16, and 32 bits ■ Transfer size is programmable in binary steps from 1 to 1024 ■ Source and destination address increment size of byte, half-word, word, or no increment ■ Maskable peripheral requests ■ Interrupt on transfer completion, with a separat
PAGE 78
Architectural Overview – Low Frequency Internal Oscillator (LFIOSC): On-chip resource used during power-saving modes – Hibernate RTC oscillator (RTCOSC) clock that can be configured to be the 32.768-kHz external oscillator source from the Hibernation (HIB) module or the HIB Low Frequency clock source (HIB LFIOSC), which is located within the Hibernation Module.
PAGE 79
Tiva™ TM4C129XNCZAD Microcontroller ■ Count up or down ■ Sixteen 16/32-bit Capture Compare PWM pins (CCP) ■ Daisy chaining of timer modules to allow a single timer to initiate multiple timing events ■ Timer synchronization allows selected timers to start counting on the same clock cycle ■ ADC event trigger ■ User-enabled stalling when the microcontroller asserts CPU Halt flag during debug (excluding RTC mode) ■ Ability to determine the elapsed time between the assertion of the timer interrupt and entry int
PAGE 80
Architectural Overview – Year, Month, Day, Day of Week, Hours, Minutes, Seconds – Four-year leap compensation – 24-hour or AM/PM configuration ■ Two mechanisms for power control – System power control using discrete external regulator – On-chip power control using internal switches under register control ■ VDD supplies power when valid, even if VBAT > VDD ■ Dedicated pin for waking using an external signal ■ Capability to configure external reset (RST) pin and/or up to four GPIO port pins as wake source, w
PAGE 81
Tiva™ TM4C129XNCZAD Microcontroller 1.3.9.6 Watchdog Timers (see page 1175) A watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way. The TM4C129XNCZAD Watchdog Timer can generate an interrupt, a non-maskable interrupt, or a reset when a time-out value is reached.
PAGE 82
Architectural Overview ■ Bit masking in both read and write operations through address lines ■ Can be used to initiate an ADC sample sequence or a μDMA transfer ■ Pin state can be retained during Hibernation mode; pins on port P can be programmed to wake on level in Hibernation mode ■ Pins configured as digital inputs are Schmitt-triggered ■ Programmable control for GPIO pad configuration – Weak pull-up or pull-down resistors – 2-mA, 4-mA, 6-mA, 8-mA, 10-mA and 12-mA pad drive for digital communication; up
PAGE 83
Tiva™ TM4C129XNCZAD Microcontroller 1.3.10 Advanced Motion Control The TM4C129XNCZAD microcontroller provides motion control functions integrated into the device, including: ■ Eight advanced PWM outputs for motion and energy applications ■ Four fault inputs to promote low-latency shutdown ■ One Quadrature Encoder Input (QEI) The following provides more detail on these motion control functions. 1.3.10.
PAGE 84
Architectural Overview – Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge – Can be bypassed, leaving input PWM signals unmodified ■ Can initiate an ADC sample sequence The control block determines the polarity of the PWM signals and which signals are passed through to the pins. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.
PAGE 85
Tiva™ TM4C129XNCZAD Microcontroller – Direction change – Quadrature error detection 1.3.11 Analog The TM4C129XNCZAD microcontroller provides analog functions integrated into the device, including: ■ Two 12-bit Analog-to-Digital Converters (ADC), with a total of 24 analog input channels and each with a sample rate of one million samples/second ■ Three analog comparators ■ On-chip voltage regulator The following provides more detail on these analog functions. 1.3.11.
PAGE 86
Architectural Overview – GPIO ■ Hardware averaging of up to 64 samples ■ Eight digital comparators ■ Converter uses two external reference signals (VREFA+ and VREFA-) or VDDA and GNDA as the voltage reference ■ Power and ground for the analog circuitry is separate from the digital power and ground ■ Efficient transfers using Micro Direct Memory Access Controller (µDMA) – Dedicated channel for each sample sequencer – ADC module uses burst requests for DMA ■ Global Alternate Clock (ALTCLK) resource or System
PAGE 87
Tiva™ TM4C129XNCZAD Microcontroller memory without halting the core or requiring any target resident code. The SWJ-DP interface has the following features: ■ IEEE 1149.
PAGE 88
Architectural Overview ■ Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box See the Tiva series website at http://www.ti.com/tiva-c for the latest tools available, or ask your distributor. 1.6 Support Information For support on Tiva™ C Series products, contact the TI Worldwide Product Information Center nearest you.
PAGE 89
Tiva™ TM4C129XNCZAD Microcontroller 2 The Cortex-M4F Processor The ARM® Cortex™-M4F processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.
PAGE 90
The Cortex-M4F Processor The Tiva™ C Series microcontrollers builds on this core to bring high-performance 32-bit computing to cost-conscious applications requiring significant control processing and connectivity capabilities such as: ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Low power, hand-held smart devices Gaming equipment Network appliances and switches Home and commercial site monitoring and control Electronic point-of-sale (POS) machines Motion control Medical instrumentation Remote connectivity and monitoring T
PAGE 91
Tiva™ TM4C129XNCZAD Microcontroller Figure 2-1. CPU Block Diagram Nested Vectored Interrupt Controller FPU Interrupts Sleep ARM Cortex-M4F CM4 Core Debug Instructions Data Embedded Trace Macrocell Memory Protection Unit Flash Patch and Breakpoint Instrumentation Data Watchpoint Trace Macrocell and Trace ROM Table Private Peripheral Bus (internal) Adv. Peripheral Bus Bus Matrix Serial Wire JTAG Debug Port Debug Access Port 2.2 Overview 2.2.
PAGE 92
The Cortex-M4F Processor The Embedded Trace Macrocell (ETM) delivers unrivaled instruction trace capture in an area smaller than traditional trace units, enabling full instruction trace. For more details on the ARM ETM, see the ARM® Embedded Trace Macrocell Architecture Specification. The Flash Patch and Breakpoint Unit (FPB) provides up to eight hardware breakpoint comparators that debuggers can use.
PAGE 93
Tiva™ TM4C129XNCZAD Microcontroller An embedded interrupt controller that supports low latency interrupt processing (see “Nested Vectored Interrupt Controller (NVIC)” on page 146). ■ System Control Block (SCB) The programming model interface to the processor. The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions (see “System Control Block (SCB)” on page 147).
PAGE 94
The Cortex-M4F Processor Only privileged software can write to the CONTROL register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a supervisor call to transfer control to privileged software. 2.3.2 Stacks The processor uses a full descending stack, meaning that the stack pointer indicates the last stacked item on the memory.
PAGE 95
Tiva™ TM4C129XNCZAD Microcontroller Figure 2-3. Cortex-M4F Register Set R0 R1 R2 R3 Low registers R4 R5 General-purpose registers R6 R7 R8 R9 High registers R10 R11 R12 Stack Pointer SP (R13) Link Register LR (R14) Program Counter PC (R15) PSP‡ PSR MSP‡ ‡ Banked version of SP Program status register PRIMASK FAULTMASK Exception mask registers Special registers BASEPRI CONTROL CONTROL register Table 2-2.
PAGE 96
The Cortex-M4F Processor Table 2-2. Processor Register Map (continued) Offset Name Type Reset Description See page - R12 RW - Cortex General-Purpose Register 12 97 - SP RW - Stack Pointer 98 - LR RW 0xFFFF.FFFF Link Register 99 - PC RW - Program Counter 100 - PSR RW 0x0100.0000 Program Status Register 101 - PRIMASK RW 0x0000.0000 Priority Mask Register 105 - FAULTMASK RW 0x0000.0000 Fault Mask Register 106 - BASEPRI RW 0x0000.
PAGE 97
Tiva™ TM4C129XNCZAD Microcontroller Register 1: Cortex General-Purpose Register 0 (R0) Register 2: Cortex General-Purpose Register 1 (R1) Register 3: Cortex General-Purpose Register 2 (R2) Register 4: Cortex General-Purpose Register 3 (R3) Register 5: Cortex General-Purpose Register 4 (R4) Register 6: Cortex General-Purpose Register 5 (R5) Register 7: Cortex General-Purpose Register 6 (R6) Register 8: Cortex General-Purpose Register 7 (R7) Register 9: Cortex General-Purpose Register 8 (R8) Register 10: Cor
PAGE 98
The Cortex-M4F Processor Register 14: Stack Pointer (SP) The Stack Pointer (SP) is register R13. In Thread mode, the function of this register changes depending on the ASP bit in the Control Register (CONTROL) register. When the ASP bit is clear, this register is the Main Stack Pointer (MSP). When the ASP bit is set, this register is the Process Stack Pointer (PSP). On reset, the ASP bit is clear, and the processor loads the MSP with the value from address 0x0000.0000.
PAGE 99
Tiva™ TM4C129XNCZAD Microcontroller Register 15: Link Register (LR) The Link Register (LR) is register R14, and it stores the return information for subroutines, function calls, and exceptions. The Link Register can be accessed from either privileged or unprivileged mode. EXC_RETURN is loaded into the LR on exception entry. See Table 2-10 on page 133 for the values and description. Link Register (LR) Type RW, reset 0xFFFF.
PAGE 100
The Cortex-M4F Processor Register 16: Program Counter (PC) The Program Counter (PC) is register R15, and it contains the current program address. On reset, the processor loads the PC with the value of the reset vector, which is at address 0x0000.0004. Bit 0 of the reset vector is loaded into the THUMB bit of the EPSR at reset and must be 1. The PC register can be accessed in either privileged or unprivileged mode.
PAGE 101
Tiva™ TM4C129XNCZAD Microcontroller Register 17: Program Status Register (PSR) Note: This register is also referred to as xPSR.
PAGE 102
The Cortex-M4F Processor Bit/Field Name Type Reset 31 N RW 0 Description APSR Negative or Less Flag Value Description 1 The previous operation result was negative or less than. 0 The previous operation result was positive, zero, greater than, or equal. The value of this bit is only meaningful when accessing PSR or APSR. 30 Z RW 0 APSR Zero Flag Value Description 1 The previous operation result was zero. 0 The previous operation result was non-zero.
PAGE 103
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 26:25 ICI / IT RO 0x0 Description EPSR ICI / IT status These bits, along with bits 15:10, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction. When EPSR holds the ICI execution state, bits 26:25 are zero. The If-Then block contains up to four instructions following an IT instruction.
PAGE 104
The Cortex-M4F Processor Bit/Field Name Type Reset 15:10 ICI / IT RO 0x0 Description EPSR ICI / IT status These bits, along with bits 26:25, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction.
PAGE 105
Tiva™ TM4C129XNCZAD Microcontroller Register 18: Priority Mask Register (PRIMASK) The PRIMASK register prevents activation of all exceptions with programmable priority. Reset, non-maskable interrupt (NMI), and hard fault are the only exceptions with fixed priority. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode.
PAGE 106
The Cortex-M4F Processor Register 19: Fault Mask Register (FAULTMASK) The FAULTMASK register prevents activation of all exceptions except for the Non-Maskable Interrupt (NMI). Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the FAULTMASK register, and the CPS instruction may be used to change the value of the FAULTMASK register.
PAGE 107
Tiva™ TM4C129XNCZAD Microcontroller Register 20: Base Priority Mask Register (BASEPRI) The BASEPRI register defines the minimum priority for exception processing. When BASEPRI is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the BASEPRI value. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode.
PAGE 108
The Cortex-M4F Processor Register 21: Control Register (CONTROL) The CONTROL register controls the stack used and the privilege level for software execution when the processor is in Thread mode, and indicates whether the FPU state is active. This register is only accessible in privileged mode. Handler mode always uses the MSP, so the processor ignores explicit writes to the ASP bit of the CONTROL register when in Handler mode.
PAGE 109
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1 ASP RW 0 Description Active Stack Pointer Value Description 1 The PSP is the current stack pointer. 0 The MSP is the current stack pointer In Handler mode, this bit reads as zero and ignores writes. The Cortex-M4F updates this bit automatically on exception return. 0 TMPL RW 0 Thread Mode Privilege Level Value Description 1 Unprivileged software can be executed in Thread mode.
PAGE 110
The Cortex-M4F Processor Register 22: Floating-Point Status Control (FPSC) The FPSC register provides all necessary user-level control of the floating-point system.
PAGE 111
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 23:22 RMODE RW - Description Rounding Mode The specified rounding mode is used by almost all floating-point instructions. The RMODE bit in the FPDSC register holds the default value for this bit.
PAGE 112
The Cortex-M4F Processor 2.3.5 Exceptions and Interrupts The Cortex-M4F processor supports interrupts and system exceptions. The processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. An exception changes the normal flow of software control. The processor uses Handler mode to handle all exceptions except for reset. See “Exception Entry and Return” on page 130 for more information. The NVIC registers control interrupt handling.
PAGE 113
Tiva™ TM4C129XNCZAD Microcontroller Table 2-4. Memory Map (continued) Start End Description For details, see page ... 0x02B0.0000 0x02BF.FFFF Reserved for on-chip ROM Region 12 (1MB) 632 0x02C0.0000 0x02FF.FFFF Reserved for on-chip Customer ROM (4MB) 632 0x0300.0000 0x1FFF.FFFF Reserved - 0x2000.0000 0x2006.FFFF Bit-banded on-chip SRAM 632 0x2007.0000 0x21FF.FFFF Reserved - 0x2200.0000 0x2234.FFFF Bit-band alias of bit-banded on-chip SRAM starting at 0x2000.0000 632 0x2235.
PAGE 114
The Cortex-M4F Processor Table 2-4. Memory Map (continued) Start End Description For details, see page ... 0x4002.D000 0x4002.FFFF Reserved - 0x4003.0000 0x4003.0FFF 16/32-bit Timer 0 1122 0x4003.1000 0x4003.1FFF 16/32-bit Timer 1 1122 0x4003.2000 0x4003.2FFF 16/32-bit Timer 2 1122 0x4003.3000 0x4003.3FFF 16/32-bit Timer 3 1122 0x4003.4000 0x4003.4FFF 16/32-bit Timer 4 1122 0x4003.5000 0x4003.5FFF 16/32-bit Timer 5 1122 0x4003.6000 0x4003.7FFF Reserved - 0x4003.
PAGE 115
Tiva™ TM4C129XNCZAD Microcontroller Table 2-4. Memory Map (continued) Start End Description For details, see page ... 0x400B.7000 0x400B.7FFF Reserved - 0x400B.8000 0x400B.8FFF I2C 8 1448 0x400B.9000 0x400B.9FFF I2C 9 1448 0x400B.A000 0x400B.FFFF Reserved - 0x400C.0000 0x400C.0FFF I2C 4 1448 0x400C.1000 0x400C.1FFF I2C 5 1448 0x400C.2FFF I2C 6 1448 7 1448 0x400C.2000 0x400C.3000 0x400C.3FFF I2C 0x400C.4000 0x400C.FFFF Reserved - 0x400D.0000 0x400D.
PAGE 116
The Cortex-M4F Processor Table 2-4. Memory Map (continued) Start End Description For details, see page ... 0xE000.1000 0xE000.1FFF Data Watchpoint and Trace (DWT) 91 0xE000.2000 0xE000.2FFF Flash Patch and Breakpoint (FPB) 91 0xE000.3000 0xE000.DFFF Reserved - 0xE000.E000 0xE000.EFFF Cortex-M4F Peripherals (SysTick, NVIC, MPU, FPU and SCB) 156 0xE000.F000 0xE003.FFFF Reserved - 0xE004.0000 0xE004.0FFF Trace Port Interface Unit (TPIU) 92 0xE004.1000 0xE004.
PAGE 117
Tiva™ TM4C129XNCZAD Microcontroller Table 2-5. Memory Access Behavior Address Range Memory Region Memory Type Execute Never (XN) Description 0x0000.0000 - 0x1FFF.FFFF Code Normal - This executable region is for program code. Data can also be stored here. 0x2000.0000 - 0x3FFF.FFFF SRAM Normal - This executable region is for data. Code can also be stored here. This region includes bit band and bit band alias areas (see Table 2-6 on page 119). 0x4000.0000 - 0x5FFF.
PAGE 118
The Cortex-M4F Processor Memory barrier instructions can be used in the following situations: ■ MPU programming – If the MPU settings are changed and the change must be effective on the very next instruction, use a DSB instruction to ensure the effect of the MPU takes place immediately at the end of context switching. – Use an ISB instruction to ensure the new MPU setting takes effect immediately after programming the MPU region or regions, if the MPU configuration code was accessed using a branch or call.
PAGE 119
Tiva™ TM4C129XNCZAD Microcontroller Table 2-6. SRAM Memory Bit-Banding Regions Address Range Memory Region Instruction and Data Accesses Start End 0x2000.0000 0x2006.FFFF SRAM bit-band region Direct accesses to this memory range behave as SRAM memory accesses, but this region is also bit addressable through bit-band alias. 0x2200.0000 0x2234.FFFF SRAM bit-band alias Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write.
PAGE 120
The Cortex-M4F Processor ■ The alias word at 0x2200.0000 maps to bit 0 of the bit-band byte at 0x2000.0000: 0x2200.0000 = 0x2200.0000 + (0*32) + (0*4) ■ The alias word at 0x2200.001C maps to bit 7 of the bit-band byte at 0x2000.0000: 0x2200.001C = 0x2200.0000+ (0*32) + (7*4) Figure 2-4. Bit-Band Mapping 32-MB Alias Region 0x23FF.FFFC 0x23FF.FFF8 0x23FF.FFF4 0x23FF.FFF0 0x23FF.FFEC 0x23FF.FFE8 0x23FF.FFE4 0x23FF.FFE0 0x2200.001C 0x2200.0018 0x2200.0014 0x2200.0010 0x2200.000C 0x2200.
PAGE 121
Tiva™ TM4C129XNCZAD Microcontroller lowest-numbered byte, and the most-significant byte (msbyte) stored at the highest-numbered byte. Figure 2-5 on page 121 illustrates how data is stored. Figure 2-5. Data Storage Memory 7 Register 0 31 2.4.
PAGE 122
The Cortex-M4F Processor If the status bit is clear, the read-modify-write completed successfully. If the status bit is set, no write was performed, which indicates that the value returned at step 1 might be out of date. The software must retry the entire read-modify-write sequence. Software can use the synchronization primitives to implement a semaphore as follows: 1. Use a Load-Exclusive instruction to read from the semaphore address to check whether the semaphore is free. 2.
PAGE 123
Tiva™ TM4C129XNCZAD Microcontroller the NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This situation can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer). See “Nested Vectored Interrupt Controller (NVIC)” on page 146 for more information on exceptions and interrupts. 2.5.
PAGE 124
The Cortex-M4F Processor ■ Usage Fault. A usage fault is an exception that occurs because of a fault related to instruction execution, such as: – An undefined instruction – An illegal unaligned access – Invalid state on instruction execution – An error on exception return An unaligned address on a word or halfword memory access or division by zero can cause a usage fault when the core is properly configured. ■ SVCall. A supervisor call (SVC) is an exception that is triggered by the SVC instruction.
PAGE 125
Tiva™ TM4C129XNCZAD Microcontroller Table 2-8. Exception Types (continued) Exception Type a Vector Number Priority Bus Fault 5 programmable Usage Fault 6 7-10 - Vector Address or b Offset Activation c 0x0000.0014 Synchronous when precise and asynchronous when imprecise programmable c 0x0000.0018 Synchronous - c c Reserved SVCall 11 programmable 0x0000.002C Synchronous Debug Monitor 12 programmable 0x0000.0030 Synchronous - 13 - 0x0000.0038 Asynchronous c 0x0000.
PAGE 126
The Cortex-M4F Processor Table 2-9. Interrupts (continued) Vector Number Interrupt Number (Bit in Interrupt Registers) Vector Address or Offset Description 38 22 0x0000.0098 16/32-Bit Timer 1B 39 23 0x0000.009C 16/32-Bit Timer 2A 40 24 0x0000.00A0 16/32-Bit Timer 2B 41 25 0x0000.00A4 Analog Comparator 0 42 26 0x0000.00A8 Analog Comparator 1 43 27 0x0000.00AC Analog Comparator 2 44 28 0x0000.00B0 System Control 45 29 0x0000.00B4 Flash Memory Control 46 30 0x0000.
PAGE 127
Tiva™ TM4C129XNCZAD Microcontroller Table 2-9. Interrupts (continued) Vector Number Interrupt Number (Bit in Interrupt Registers) Vector Address or Offset Description 79 63 0x0000.013C Timer 4A 80 64 0x0000.0140 Timer 4B 81 65 0x0000.0144 Timer 5A 82 66 0x0000.0148 Timer 5B 83 67 0x0000.014C Floating-Point Exception (imprecise) 84-85 68-69 - 86 70 0x0000.0158 I2C 4 87 71 0x0000.015C I2C 5 88 72 0x0000.0160 GPIO Port M 89 73 0x0000.
PAGE 128
The Cortex-M4F Processor Table 2-9. Interrupts (continued) 2.5.3 Vector Number Interrupt Number (Bit in Interrupt Registers) Vector Address or Offset Description 121 105 0x0000.01E4 122-124 106-108 - 125 109 0x0000.01F4 I2C 8 126 110 0x0000.01F8 I2C 9 127 111 0x0000.01FC GPIO T 129 113 - 1-Wire Reserved Reserved Exception Handlers The processor handles exceptions using: ■ Interrupt Service Routines (ISRs). Interrupts (IRQx) are the exceptions handled by ISRs. ■ Fault Handlers.
PAGE 129
Tiva™ TM4C129XNCZAD Microcontroller Figure 2-6. Vector Table Exception number IRQ number Offset 0x040 + 0x(N*4) . . . 0x004C Vector 2 0x0048 IRQ2 17 1 0x0044 IRQ1 16 0 0x0040 IRQ0 15 -1 0x003C Systick 14 -2 0x0038 PendSV (N+16) (N) . . . 18 IRQ N . . .
PAGE 130
The Cortex-M4F Processor If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1]. When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs.
PAGE 131
Tiva™ TM4C129XNCZAD Microcontroller return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply. 2.5.7.1 Exception Entry Exception entry occurs when there is a pending exception with sufficient priority and either the processor is in Thread mode or the new exception is of higher priority than the exception being handled, in which case the new exception preempts the original exception. When one exception preempts another, the exceptions are nested.
PAGE 132
The Cortex-M4F Processor Figure 2-7. Exception Stack Frame ... {aligner} FPSCR S15 S14 S13 S12 S11 S10 S9 S8 S7 S6 S5 S4 S3 S2 S1 S0 xPSR PC LR R12 R3 R2 R1 R0 Exception frame with floating-point storage Pre-IRQ top of stack Decreasing memory address IRQ top of stack ... {aligner} xPSR PC LR R12 R3 R2 R1 R0 Pre-IRQ top of stack IRQ top of stack Exception frame without floating-point storage Immediately after stacking, the stack pointer indicates the lowest address in the stack frame.
PAGE 133
Tiva™ TM4C129XNCZAD Microcontroller ■ An LDM or POP instruction that loads the PC ■ A BX instruction using any register ■ An LDR instruction with the PC as the destination EXC_RETURN is the value loaded into the LR on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. The lowest five bits of this value provide information on the return stack and processor mode.
PAGE 134
The Cortex-M4F Processor ■ An internally detected error such as an undefined instruction or an attempt to change state with a BX instruction. ■ Attempting to execute an instruction from a memory region marked as Non-Executable (XN). ■ An MPU fault because of a privilege violation or an attempt to access an unmanaged region. 2.6.
PAGE 135
Tiva™ TM4C129XNCZAD Microcontroller Usually, the exception priority, together with the values of the exception mask registers, determines whether the processor enters the fault handler, and whether a fault handler can preempt another fault handler as described in “Exception Model” on page 122. In some situations, a fault with configurable priority is treated as a hard fault. This process is called priority escalation, and the fault is described as escalated to hard fault.
PAGE 136
The Cortex-M4F Processor 2.7 Power Management The Cortex-M4F processor sleep modes reduce power consumption: ■ Sleep mode stops the processor clock. ■ Deep-sleep mode stops the system clock and switches off the PLL and Flash memory. The SLEEPDEEP bit of the System Control (SYSCTRL) register selects which sleep mode is used (see page 183). For more information about the behavior of the sleep modes, see “System Control” on page 250.
PAGE 137
Tiva™ TM4C129XNCZAD Microcontroller 2.7.2.1 Wake Up from WFI or Sleep-on-Exit Normally, the processor wakes up only when the NVIC detects an exception with sufficient priority to cause exception entry. Some embedded systems might have to execute system restore tasks after the processor wakes up and before executing an interrupt handler. Entry to the interrupt handler can be delayed by setting the PRIMASK bit and clearing the FAULTMASK bit.
PAGE 138
The Cortex-M4F Processor Table 2-13.
PAGE 139
Tiva™ TM4C129XNCZAD Microcontroller Table 2-13.
PAGE 140
The Cortex-M4F Processor Table 2-13.
PAGE 141
Tiva™ TM4C129XNCZAD Microcontroller Table 2-13.
PAGE 142
The Cortex-M4F Processor Table 2-13.
PAGE 143
Tiva™ TM4C129XNCZAD Microcontroller Table 2-13. Cortex-M4F Instruction Summary (continued) Mnemonic Operands Brief Description Flags VFNMA.F32 {Sd,} Sn, Sm Floating-point Fused Negate Multiply Accumulate - VFMS.F32 {Sd,} Sn, Sm Floating-point Fused Multiply Subtract - VFNMS.F32 {Sd,} Sn, Sm Floating-point Fused Negate Multiply Subtract - VLDM.F<32|64> Rn{!}, list Load Multiple extension registers - VLDR.F<32|64> , [Rn] Load an extension register from memory - VLMA.
PAGE 144
Cortex-M4 Peripherals 3 Cortex-M4 Peripherals This chapter provides information on the Tiva™ C Series implementation of the Cortex-M4 processor peripherals, including: ■ SysTick (see page 145) Provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism.
PAGE 145
Tiva™ TM4C129XNCZAD Microcontroller 3.1.1 System Timer (SysTick) Cortex-M4 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example as: ■ An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine. ■ A high-speed alarm timer using the system clock.
PAGE 146
Cortex-M4 Peripherals 3.1.2 Nested Vectored Interrupt Controller (NVIC) This section describes the Nested Vectored Interrupt Controller (NVIC) and the registers it uses. The NVIC supports: ■ 109 interrupts. ■ A programmable priority level of 0-7 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority. ■ Low-latency exception and interrupt handling. ■ Level and pulse detection of interrupt signals. ■ Dynamic reprioritization of interrupts.
PAGE 147
Tiva™ TM4C129XNCZAD Microcontroller ■ The processor enters the ISR for the interrupt, changing the state of the interrupt from pending to active. Then: – For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples the interrupt signal. If the signal is asserted, the state of the interrupt changes to pending, which might cause the processor to immediately re-enter the ISR. Otherwise, the state of the interrupt changes to inactive.
PAGE 148
Cortex-M4 Peripherals Table 3-2 on page 148 shows the possible MPU region attributes. See the section called “MPU Configuration for a Tiva™ C Series Microcontroller” on page 152 for guidelines for programming a microcontroller implementation. Table 3-2. Memory Attributes Summary Memory Type Description Strongly Ordered All accesses to Strongly Ordered memory occur in program order.
PAGE 149
Tiva™ TM4C129XNCZAD Microcontroller STR R1, [R0, #0x0] BIC R2, R2, #1 STRH R2, [R0, #0x8] STR R4, [R0, #0x4] STRH R3, [R0, #0xA] ORR R2, #1 STRH R2, [R0, #0x8] ; ; ; ; ; ; ; Region Number Disable Region Size and Enable Region Base Address Region Attribute Enable Region Size and Enable Software must use memory barrier instructions: ■ Before MPU setup, if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in MPU settings.
PAGE 150
Cortex-M4 Peripherals ; R1 = address and region number in one ; R2 = size and attributes in one LDR R0, =MPUBASE ; 0xE000ED9C, MPU Region Base register STR R1, [R0, #0x0] ; Region base address and region number combined ; with VALID (bit 4) set STR R2, [R0, #0x4] ; Region Attribute, Size and Enable Subregions Regions of 256 bytes or more are divided into eight equal-sized subregions.
PAGE 151
Tiva™ TM4C129XNCZAD Microcontroller Table 3-3. TEX, S, C, and B Bit Field Encoding (continued) TEX S C B Memory Type Shareability 000 0 1 0 Normal Not shareable 000 1 1 0 Normal Shareable 000 0 1 1 Normal Not shareable 000 1 1 1 Normal Shareable Other Attributes Outer and inner write-through. No write allocate. 001 0 0 0 Normal Not shareable 001 1 0 0 Normal Shareable Outer and inner non-cacheable.
PAGE 152
Cortex-M4 Peripherals Table 3-5. AP Bit Field Encoding (continued) AP Bit Field Privileged Permissions Unprivileged Permissions Description 110 RO RO Read-only, by privileged or unprivileged software. 111 RO RO Read-only, by privileged or unprivileged software. MPU Configuration for a Tiva™ C Series Microcontroller Tiva™ C Series microcontrollers have only a single processor and no caches. As a result, the MPU should be programmed as shown in Table 3-6 on page 152. Table 3-6.
PAGE 153
Tiva™ TM4C129XNCZAD Microcontroller 3.1.5.1 FPU Views of the Register Bank The FPU provides an extension register file containing 32 single-precision registers. These can be viewed as: ■ Sixteen 64-bit doubleword registers, D0-D15 ■ Thirty-two 32-bit single-word registers, S0-S31 ■ A combination of registers from the above views Figure 3-2. FPU Register Bank S0 S1 S2 S3 S4 S5 S6 S7 ... S28 S29 S30 S31 D0 D1 D2 D3 ...
PAGE 154
Cortex-M4 Peripherals VNEG, and VMOV operations. All other CDP operations ignore any information in the fraction bits of an input NaN. 3.1.5.3 Compliance with the IEEE 754 standard When Default NaN (DN) and Flush-to-Zero (FZ) modes are disabled, FPv4 functionality is compliant with the IEEE 754 standard in hardware. No support code is required to achieve this compliance. 3.1.5.
PAGE 155
Tiva™ TM4C129XNCZAD Microcontroller Table 3-7. QNaN and SNaN Handling Instruction Type Default NaN Mode With QNaN Operand With SNaN Operand Off The QNaN or one of the QNaN operands, if there is more than one, is returned according to the rules given in the ARM Architecture Reference Manual. IOC set. The SNaN is quieted and the result NaN is determined by the rules given in the ARM Architecture Reference Manual. On Default NaN returns. IOC set. Default NaN returns.
PAGE 156
Cortex-M4 Peripherals Control (CPAC) register. The below example code sequence enables the FPU in both privileged and user modes. ; CPACR is located at address 0xE000ED88 LDR.W R0, =0xE000ED88 ; Read CPACR LDR R1, [R0] ; Set bits 20-23 to enable CP10 and CP11 coprocessors ORR R1, R1, #(0xF << 20) ; Write back the modified value to the CPACR STR R1, [R0]; wait for store to complete DSB ;reset pipeline now the FPU is enabled ISB 3.
PAGE 157
Tiva™ TM4C129XNCZAD Microcontroller Table 3-8. Peripherals Register Map (continued) Offset Name 0x280 Description See page Type Reset UNPEND0 RW 0x0000.0000 Interrupt 0-31 Clear Pending 167 0x284 UNPEND1 RW 0x0000.0000 Interrupt 32-63 Clear Pending 167 0x288 UNPEND2 RW 0x0000.0000 Interrupt 64-95 Clear Pending 167 0x28C UNPEND3 RW 0x0000.0000 Interrupt 96-113 Clear Pending 167 0x300 ACTIVE0 RO 0x0000.0000 Interrupt 0-31 Active Bit 168 0x304 ACTIVE1 RO 0x0000.
PAGE 158
Cortex-M4 Peripherals Table 3-8. Peripherals Register Map (continued) Description See page Offset Name Type Reset 0x460 PRI24 RW 0x0000.0000 Interrupt 96-99 Priority 171 0x464 PRI25 RW 0x0000.0000 Interrupt 100-103 Priority 171 0x468 PRI26 RW 0x0000.0000 Interrupt 104-107 Priority 171 0x46C PRI27 RW 0x0000.0000 Interrupt 108-111 Priority 171 0x470 PRI28 RW 0x0000.0000 Interrupt 112-113 Priority 171 0xF00 SWTRIG WO 0x0000.
PAGE 159
Tiva™ TM4C129XNCZAD Microcontroller Table 3-8. Peripherals Register Map (continued) Offset Name 0xDB4 0xDB8 Description See page Type Reset MPUBASE3 RW 0x0000.0000 MPU Region Base Address Alias 3 207 MPUATTR3 RW 0x0000.0000 MPU Region Attribute and Size Alias 3 209 Floating-Point Unit (FPU) Registers 0xD88 CPAC RW 0x0000.0000 Coprocessor Access Control 212 0xF34 FPCC RW 0xC000.
PAGE 160
Cortex-M4 Peripherals Register 1: SysTick Control and Status Register (STCTRL), offset 0x010 Note: This register can only be accessed from privileged mode. The SysTick STCTRL register enables the SysTick features. SysTick Control and Status Register (STCTRL) Base 0xE000.E000 Offset 0x010 Type RW, reset 0x0000.
PAGE 161
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1 INTEN RW 0 0 ENABLE RW 0 Description Interrupt Enable Value Description 0 Interrupt generation is disabled. Software can use the COUNT bit to determine if the counter has ever reached 0. 1 An interrupt is generated to the NVIC when SysTick counts to 0. Enable Value Description 0 The counter is disabled. 1 Enables SysTick to operate in a multi-shot way. That is, the counter loads the RELOAD value and begins counting down.
PAGE 162
Cortex-M4 Peripherals Register 2: SysTick Reload Value Register (STRELOAD), offset 0x014 Note: This register can only be accessed from privileged mode. The STRELOAD register specifies the start value to load into the SysTick Current Value (STCURRENT) register when the counter reaches 0. The start value can be between 0x1 and 0x00FF.FFFF. A start value of 0 is possible but has no effect because the SysTick interrupt and the COUNT bit are activated when counting from 1 to 0.
PAGE 163
Tiva™ TM4C129XNCZAD Microcontroller Register 3: SysTick Current Value Register (STCURRENT), offset 0x018 Note: This register can only be accessed from privileged mode. The STCURRENT register contains the current value of the SysTick counter. SysTick Current Value Register (STCURRENT) Base 0xE000.
PAGE 164
Cortex-M4 Peripherals Register 4: Interrupt 0-31 Set Enable (EN0), offset 0x100 Register 5: Interrupt 32-63 Set Enable (EN1), offset 0x104 Register 6: Interrupt 64-95 Set Enable (EN2), offset 0x108 Register 7: Interrupt 96-113 Set Enable (EN3), offset 0x10C Note: This register can only be accessed from privileged mode. The ENn registers enable interrupts and show which interrupts are enabled. Bit 0 of EN0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31.
PAGE 165
Tiva™ TM4C129XNCZAD Microcontroller Register 8: Interrupt 0-31 Clear Enable (DIS0), offset 0x180 Register 9: Interrupt 32-63 Clear Enable (DIS1), offset 0x184 Register 10: Interrupt 64-95 Clear Enable (DIS2), offset 0x188 Register 11: Interrupt 96-113 Clear Enable (DIS3), offset 0x18C Note: This register can only be accessed from privileged mode. The DISn registers disable interrupts. Bit 0 of DIS0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31.
PAGE 166
Cortex-M4 Peripherals Register 12: Interrupt 0-31 Set Pending (PEND0), offset 0x200 Register 13: Interrupt 32-63 Set Pending (PEND1), offset 0x204 Register 14: Interrupt 64-95 Set Pending (PEND2), offset 0x208 Register 15: Interrupt 96-113 Set Pending (PEND3), offset 0x20C Note: This register can only be accessed from privileged mode. The PENDn registers force interrupts into the pending state and show which interrupts are pending.
PAGE 167
Tiva™ TM4C129XNCZAD Microcontroller Register 16: Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280 Register 17: Interrupt 32-63 Clear Pending (UNPEND1), offset 0x284 Register 18: Interrupt 64-95 Clear Pending (UNPEND2), offset 0x288 Register 19: Interrupt 96-113 Clear Pending (UNPEND3), offset 0x28C Note: This register can only be accessed from privileged mode. The UNPENDn registers show which interrupts are pending and remove the pending state from interrupts.
PAGE 168
Cortex-M4 Peripherals Register 20: Interrupt 0-31 Active Bit (ACTIVE0), offset 0x300 Register 21: Interrupt 32-63 Active Bit (ACTIVE1), offset 0x304 Register 22: Interrupt 64-95 Active Bit (ACTIVE2), offset 0x308 Register 23: Interrupt 96-127 Active Bit (ACTIVE3), offset 0x30C Note: This register can only be accessed from privileged mode. The UNPENDn registers indicate which interrupts are active. Bit 0 of ACTIVE0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31.
PAGE 169
Tiva™ TM4C129XNCZAD Microcontroller Register 24: Interrupt 0-3 Priority (PRI0), offset 0x400 Register 25: Interrupt 4-7 Priority (PRI1), offset 0x404 Register 26: Interrupt 8-11 Priority (PRI2), offset 0x408 Register 27: Interrupt 12-15 Priority (PRI3), offset 0x40C Register 28: Interrupt 16-19 Priority (PRI4), offset 0x410 Register 29: Interrupt 20-23 Priority (PRI5), offset 0x414 Register 30: Interrupt 24-27 Priority (PRI6), offset 0x418 Register 31: Interrupt 28-31 Priority (PRI7), offset 0x41C Register
PAGE 170
Cortex-M4 Peripherals Interrupt 0-3 Priority (PRI0) Base 0xE000.E000 Offset 0x400 Type RW, reset 0x0000.
PAGE 171
Tiva™ TM4C129XNCZAD Microcontroller Register 40: Interrupt 64-67 Priority (PRI16), offset 0x440 Register 41: Interrupt 68-71 Priority (PRI17), offset 0x444 Register 42: Interrupt 72-75 Priority (PRI18), offset 0x448 Register 43: Interrupt 76-79 Priority (PRI19), offset 0x44C Register 44: Interrupt 80-83 Priority (PRI20), offset 0x450 Register 45: Interrupt 84-87 Priority (PRI21), offset 0x454 Register 46: Interrupt 88-91 Priority (PRI22), offset 0x458 Register 47: Interrupt 92-95 Priority (PRI23), offset 0
PAGE 172
Cortex-M4 Peripherals Interrupt 64-67 Priority (PRI16) Base 0xE000.E000 Offset 0x440 Type RW, reset 0x0000.
PAGE 173
Tiva™ TM4C129XNCZAD Microcontroller Register 53: Software Trigger Interrupt (SWTRIG), offset 0xF00 Note: Only privileged software can enable unprivileged access to the SWTRIG register. Writing an interrupt number to the SWTRIG register generates a Software Generated Interrupt (SGI). See Table 2-9 on page 125 for interrupt assignments. When the MAINPEND bit in the Configuration and Control (CFGCTRL) register (see page 185) is set, unprivileged software can access the SWTRIG register.
PAGE 174
Cortex-M4 Peripherals Register 54: Auxiliary Control (ACTLR), offset 0x008 Note: This register can only be accessed from privileged mode. The ACTLR register provides disable bits for IT folding, write buffer use for accesses to the default memory map, and interruption of multi-cycle instructions. By default, this register is set to provide optimum performance from the Cortex-M4 processor and does not normally require modification. Auxiliary Control (ACTLR) Base 0xE000.
PAGE 175
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1 DISWBUF RW 0 Description Disable Write Buffer Value Description 0 No effect. 1 Disables write buffer use during default memory map accesses. In this situation, all bus faults are precise bus faults but performance is decreased because any store to memory must complete before the processor can execute the next instruction. Note: 0 DISMCYC RW 0 This bit only affects write buffers implemented in the Cortex-M4 processor.
PAGE 176
Cortex-M4 Peripherals Register 55: CPU ID Base (CPUID), offset 0xD00 Note: This register can only be accessed from privileged mode. The CPUID register contains the ARM® Cortex™-M4 processor part number, version, and implementation information. CPU ID Base (CPUID) Base 0xE000.E000 Offset 0xD00 Type RO, reset 0x410F.
PAGE 177
Tiva™ TM4C129XNCZAD Microcontroller Register 56: Interrupt Control and State (INTCTRL), offset 0xD04 Note: This register can only be accessed from privileged mode. The INCTRL register provides a set-pending bit for the NMI exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions.
PAGE 178
Cortex-M4 Peripherals Bit/Field Name Type Reset 27 UNPENDSV WO 0 Description PendSV Clear Pending Value Description 0 On a write, no effect. 1 On a write, removes the pending state from the PendSV exception. This bit is write only; on a register read, its value is unknown. 26 PENDSTSET RW 0 SysTick Set Pending Value Description 0 On a read, indicates a SysTick exception is not pending. On a write, no effect. 1 On a read, indicates a SysTick exception is pending.
PAGE 179
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 19:12 VECPEND RO 0x00 Interrupt Pending Vector Number This field contains the exception number of the highest priority pending enabled exception. The value indicated by this field includes the effect of the BASEPRI and FAULTMASK registers, but not any effect of the PRIMASK register.
PAGE 180
Cortex-M4 Peripherals Register 57: Vector Table Offset (VTABLE), offset 0xD08 Note: This register can only be accessed from privileged mode. The VTABLE register indicates the offset of the vector table base address from memory address 0x0000.0000. Vector Table Offset (VTABLE) Base 0xE000.E000 Offset 0xD08 Type RW, reset 0x0000.
PAGE 181
Tiva™ TM4C129XNCZAD Microcontroller Register 58: Application Interrupt and Reset Control (APINT), offset 0xD0C Note: This register can only be accessed from privileged mode. The APINT register provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system. To write to this register, 0x05FA must be written to the VECTKEY field, otherwise the write is ignored.
PAGE 182
Cortex-M4 Peripherals Bit/Field Name Type Reset 10:8 PRIGROUP RW 0x0 Description Interrupt Priority Grouping This field determines the split of group priority from subpriority (see Table 3-9 on page 181 for more information). 7:3 reserved RO 0x0 2 SYSRESREQ WO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 183
Tiva™ TM4C129XNCZAD Microcontroller Register 59: System Control (SYSCTRL), offset 0xD10 Note: This register can only be accessed from privileged mode. The SYSCTRL register controls features of entry to and exit from low-power state. System Control (SYSCTRL) Base 0xE000.E000 Offset 0xD10 Type RW, reset 0x0000.
PAGE 184
Cortex-M4 Peripherals Bit/Field Name Type Reset 1 SLEEPEXIT RW 0 Description Sleep on ISR Exit Value Description 0 When returning from Handler mode to Thread mode, do not sleep when returning to Thread mode. 1 When returning from Handler mode to Thread mode, enter sleep or deep sleep on return from an ISR. Setting this bit enables an interrupt-driven application to avoid returning to an empty main application. 0 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 185
Tiva™ TM4C129XNCZAD Microcontroller Register 60: Configuration and Control (CFGCTRL), offset 0xD14 Note: This register can only be accessed from privileged mode. The CFGCTRL register controls entry to Thread mode and enables: the handlers for NMI, hard fault and faults escalated by the FAULTMASK register to ignore bus faults; trapping of divide by zero and unaligned accesses; and access to the SWTRIG register by unprivileged software (see page 173). Configuration and Control (CFGCTRL) Base 0xE000.
PAGE 186
Cortex-M4 Peripherals Bit/Field Name Type Reset 4 DIV0 RW 0 Description Trap on Divide by 0 This bit enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0. Value Description 3 UNALIGNED RW 0 0 Do not trap on divide by 0. A divide by zero returns a quotient of 0. 1 Trap on divide by 0. Trap on Unaligned Access Value Description 0 Do not trap on unaligned halfword and word accesses. 1 Trap on unaligned halfword and word accesses.
PAGE 187
Tiva™ TM4C129XNCZAD Microcontroller Register 61: System Handler Priority 1 (SYSPRI1), offset 0xD18 Note: This register can only be accessed from privileged mode. The SYSPRI1 register configures the priority level, 0 to 7 of the usage fault, bus fault, and memory management fault exception handlers. This register is byte-accessible. System Handler Priority 1 (SYSPRI1) Base 0xE000.E000 Offset 0xD18 Type RW, reset 0x0000.
PAGE 188
Cortex-M4 Peripherals Register 62: System Handler Priority 2 (SYSPRI2), offset 0xD1C Note: This register can only be accessed from privileged mode. The SYSPRI2 register configures the priority level, 0 to 7 of the SVCall handler. This register is byte-accessible. System Handler Priority 2 (SYSPRI2) Base 0xE000.E000 Offset 0xD1C Type RW, reset 0x0000.
PAGE 189
Tiva™ TM4C129XNCZAD Microcontroller Register 63: System Handler Priority 3 (SYSPRI3), offset 0xD20 Note: This register can only be accessed from privileged mode. The SYSPRI3 register configures the priority level, 0 to 7 of the SysTick exception and PendSV handlers. This register is byte-accessible. System Handler Priority 3 (SYSPRI3) Base 0xE000.E000 Offset 0xD20 Type RW, reset 0x0000.
PAGE 190
Cortex-M4 Peripherals Register 64: System Handler Control and State (SYSHNDCTRL), offset 0xD24 Note: This register can only be accessed from privileged mode. The SYSHNDCTRL register enables the system handlers, and indicates the pending status of the usage fault, bus fault, memory management fault, and SVC exceptions as well as the active status of the system handlers. If a system handler is disabled and the corresponding fault occurs, the processor treats the fault as a hard fault.
PAGE 191
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 16 MEM RW 0 Description Memory Management Fault Enable Value Description 15 SVC RW 0 0 Disables the memory management fault exception. 1 Enables the memory management fault exception. SVC Call Pending Value Description 0 An SVC call exception is not pending. 1 An SVC call exception is pending. This bit can be modified to change the pending status of the SVC call exception.
PAGE 192
Cortex-M4 Peripherals Bit/Field Name Type Reset 10 PNDSV RW 0 Description PendSV Exception Active Value Description 0 A PendSV exception is not active. 1 A PendSV exception is active. This bit can be modified to change the active status of the PendSV exception, however, see the Caution above before setting this bit. 9 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 193
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 MEMA RW 0 Description Memory Management Fault Active Value Description 0 Memory management fault is not active. 1 Memory management fault is active. This bit can be modified to change the active status of the memory management fault exception, however, see the Caution above before setting this bit.
PAGE 194
Cortex-M4 Peripherals Register 65: Configurable Fault Status (FAULTSTAT), offset 0xD28 Note: This register can only be accessed from privileged mode. The FAULTSTAT register indicates the cause of a memory management fault, bus fault, or usage fault. Each of these functions is assigned to a subregister as follows: ■ Usage Fault Status (UFAULTSTAT), bits 31:16 ■ Bus Fault Status (BFAULTSTAT), bits 15:8 ■ Memory Management Fault Status (MFAULTSTAT), bits 7:0 FAULTSTAT is byte accessible.
PAGE 195
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 25 DIV0 RW1C 0 Description Divide-by-Zero Usage Fault Value Description 0 No divide-by-zero fault has occurred, or divide-by-zero trapping is not enabled. 1 The processor has executed an SDIV or UDIV instruction with a divisor of 0. When this bit is set, the PC value stacked for the exception return points to the instruction that performed the divide by zero.
PAGE 196
Cortex-M4 Peripherals Bit/Field Name Type Reset 17 INVSTAT RW1C 0 Description Invalid State Usage Fault Value Description 0 A usage fault has not been caused by an invalid state. 1 The processor has attempted to execute an instruction that makes illegal use of the EPSR register. When this bit is set, the PC value stacked for the exception return points to the instruction that attempted the illegal use of the Execution Program Status Register (EPSR) register.
PAGE 197
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 12 BSTKE RW1C 0 Description Stack Bus Fault Value Description 0 No bus fault has occurred on stacking for exception entry. 1 Stacking for an exception entry has caused one or more bus faults. When this bit is set, the SP is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the FAULTADDR register. This bit is cleared by writing a 1 to it.
PAGE 198
Cortex-M4 Peripherals Bit/Field Name Type Reset 8 IBUS RW1C 0 Description Instruction Bus Error Value Description 0 An instruction bus error has not occurred. 1 An instruction bus error has occurred. The processor detects the instruction bus error on prefetching an instruction, but sets this bit only if it attempts to issue the faulting instruction. When this bit is set, a fault address is not written to the FAULTADDR register. This bit is cleared by writing a 1 to it.
PAGE 199
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 MUSTKE RW1C 0 Description Unstack Access Violation Value Description 0 No memory management fault has occurred on unstacking for a return from exception. 1 Unstacking for a return from exception has caused one or more access violations. This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present.
PAGE 200
Cortex-M4 Peripherals Register 66: Hard Fault Status (HFAULTSTAT), offset 0xD2C Note: This register can only be accessed from privileged mode. The HFAULTSTAT register gives information about events that activate the hard fault handler. Bits are cleared by writing a 1 to them. Hard Fault Status (HFAULTSTAT) Base 0xE000.E000 Offset 0xD2C Type RW1C, reset 0x0000.
PAGE 201
Tiva™ TM4C129XNCZAD Microcontroller Register 67: Memory Management Fault Address (MMADDR), offset 0xD34 Note: This register can only be accessed from privileged mode. The MMADDR register contains the address of the location that generated a memory management fault. When an unaligned access faults, the address in the MMADDR register is the actual address that faulted.
PAGE 202
Cortex-M4 Peripherals Register 68: Bus Fault Address (FAULTADDR), offset 0xD38 Note: This register can only be accessed from privileged mode. The FAULTADDR register contains the address of the location that generated a bus fault. When an unaligned access faults, the address in the FAULTADDR register is the one requested by the instruction, even if it is not the address of the fault.
PAGE 203
Tiva™ TM4C129XNCZAD Microcontroller Register 69: MPU Type (MPUTYPE), offset 0xD90 Note: This register can only be accessed from privileged mode. The MPUTYPE register indicates whether the MPU is present, and if so, how many regions it supports. MPU Type (MPUTYPE) Base 0xE000.E000 Offset 0xD90 Type RO, reset 0x0000.
PAGE 204
Cortex-M4 Peripherals Register 70: MPU Control (MPUCTRL), offset 0xD94 Note: This register can only be accessed from privileged mode. The MPUCTRL register enables the MPU, enables the default memory map background region, and enables use of the MPU when in the hard fault, Non-maskable Interrupt (NMI), and Fault Mask Register (FAULTMASK) escalated handlers. When the ENABLE and PRIVDEFEN bits are both set: ■ For privileged accesses, the default memory map is as described in “Memory Model” on page 112.
PAGE 205
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 2 PRIVDEFEN RW 0 Description MPU Default Region This bit enables privileged software access to the default memory map. Value Description 0 If the MPU is enabled, this bit disables use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault. 1 If the MPU is enabled, this bit enables use of the default memory map as a background region for privileged software accesses.
PAGE 206
Cortex-M4 Peripherals Register 71: MPU Region Number (MPUNUMBER), offset 0xD98 Note: This register can only be accessed from privileged mode. The MPUNUMBER register selects which memory region is referenced by the MPU Region Base Address (MPUBASE) and MPU Region Attribute and Size (MPUATTR) registers. Normally, the required region number should be written to this register before accessing the MPUBASE or the MPUATTR register.
PAGE 207
Tiva™ TM4C129XNCZAD Microcontroller Register 72: MPU Region Base Address (MPUBASE), offset 0xD9C Register 73: MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4 Register 74: MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC Register 75: MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4 Note: This register can only be accessed from privileged mode.
PAGE 208
Cortex-M4 Peripherals Bit/Field Name Type Reset 4 VALID WO 0 Description Region Number Valid Value Description 0 The MPUNUMBER register is not changed and the processor updates the base address for the region specified in the MPUNUMBER register and ignores the value of the REGION field. 1 The MPUNUMBER register is updated with the value of the REGION field and the base address is updated for the region specified in the REGION field. This bit is always read as 0.
PAGE 209
Tiva™ TM4C129XNCZAD Microcontroller Register 76: MPU Region Attribute and Size (MPUATTR), offset 0xDA0 Register 77: MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8 Register 78: MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0 Register 79: MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8 Note: This register can only be accessed from privileged mode.
PAGE 210
Cortex-M4 Peripherals Bit/Field Name Type Reset Description 31:29 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 28 XN RW 0 Instruction Access Disable Value Description 0 Instruction fetches are enabled. 1 Instruction fetches are disabled. 27 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 211
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 ENABLE RW 0 Description Region Enable Value Description 3.7 0 The region is disabled. 1 The region is enabled. Floating-Point Unit (FPU) Register Descriptions This section lists and describes the Floating-Point Unit (FPU) registers, in numerical order by address offset.
PAGE 212
Cortex-M4 Peripherals Register 80: Coprocessor Access Control (CPAC), offset 0xD88 The CPAC register specifies the access privileges for coprocessors. Coprocessor Access Control (CPAC) Base 0xE000.E000 Offset 0xD88 Type RW, reset 0x0000.
PAGE 213
Tiva™ TM4C129XNCZAD Microcontroller Register 81: Floating-Point Context Control (FPCC), offset 0xF34 The FPCC register sets or returns FPU control data. Floating-Point Context Control (FPCC) Base 0xE000.E000 Offset 0xF34 Type RW, reset 0xC000.
PAGE 214
Cortex-M4 Peripherals Bit/Field Name Type Reset 4 HFRDY RW 0 Description Hard Fault Ready When set, priority permitted setting the HardFault handler to the pending state when the floating-point stack frame was allocated. 3 THREAD RW 0 Thread Mode When set, mode was Thread Mode when the floating-point stack frame was allocated. 2 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 215
Tiva™ TM4C129XNCZAD Microcontroller Register 82: Floating-Point Context Address (FPCA), offset 0xF38 The FPCA register holds the location of the unpopulated floating-point register space allocated on an exception stack frame. Floating-Point Context Address (FPCA) Base 0xE000.
PAGE 216
Cortex-M4 Peripherals Register 83: Floating-Point Default Status Control (FPDSC), offset 0xF3C The FPDSC register holds the default values for the Floating-Point Status Control (FPSC) register. Floating-Point Default Status Control (FPDSC) Base 0xE000.E000 Offset 0xF3C Type RW, reset 0x0000.
PAGE 217
Tiva™ TM4C129XNCZAD Microcontroller 4 JTAG Interface The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components.
PAGE 218
JTAG Interface 4.1 Block Diagram Figure 4-1. JTAG Module Block Diagram TCK TMS TAP Controller TDI Instruction Register (IR) BYPASS Data Register TDO Boundary Scan Data Register IDCODE Data Register ABORT Data Register DPACC Data Register APACC Data Register Cortex-M4F Debug Port 4.2 Signal Description The following table lists the external signals of the JTAG/SWD controller and describes the function of each.
PAGE 219
Tiva™ TM4C129XNCZAD Microcontroller 4.3 Functional Description A high-level conceptual drawing of the JTAG module is shown in Figure 4-1 on page 218. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TCK and TMS inputs. The current state of the TAP controller depends on the sequence of values captured on TMS at the rising edge of TCK.
PAGE 220
JTAG Interface Note: The following pins are configured as JTAG port pins out of reset. Refer to “General-Purpose Input/Outputs (GPIOs)” on page 771 for information on how to reprogram the configuration of these pins. Table 4-2. JTAG Port Pins State after Power-On Reset or RST assertion 4.3.1.
PAGE 221
Tiva™ TM4C129XNCZAD Microcontroller 4.3.1.4 Test Data Output (TDO) The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data.
PAGE 222
JTAG Interface Figure 4-2. Test Access Port State Machine Test Logic Reset 1 0 Run Test Idle 0 Select DR Scan 1 Select IR Scan 1 0 1 Capture DR 1 Capture IR 0 0 Shift DR Shift IR 0 1 Exit 1 DR Exit 1 IR 1 Pause IR 0 1 Exit 2 DR 0 1 0 Exit 2 IR 1 1 Update DR 4.3.3 1 0 Pause DR 1 0 1 0 0 1 0 Update IR 0 1 0 Shift Registers The Shift Registers consist of a serial shift register chain and a parallel load register.
PAGE 223
Tiva™ TM4C129XNCZAD Microcontroller alternate hardware function (AFSEL[3:0] set in the Port C GPIO Alternate Function Select (GPIOAFSEL) register) on the JTAG/SWD pins. See page 801, page 807, page 809, and page 812. It is possible for software to configure these pins as GPIOs after reset by clearing AFSEL[3:0] in the Port C GPIOAFSEL register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides four more GPIOs for use in the design.
PAGE 224
JTAG Interface 3. Perform steps 1 and 2 of the JTAG-to-SWD switch sequence on the section called “JTAG-to-SWD Switching” on page 224. 4. Perform steps 1 and 2 of the SWD-to-JTAG switch sequence on the section called “SWD-to-JTAG Switching” on page 225. 5. Perform steps 1 and 2 of the JTAG-to-SWD switch sequence. 6. Perform steps 1 and 2 of the SWD-to-JTAG switch sequence. 7. Perform steps 1 and 2 of the JTAG-to-SWD switch sequence. 8. Perform steps 1 and 2 of the SWD-to-JTAG switch sequence. 9.
PAGE 225
Tiva™ TM4C129XNCZAD Microcontroller complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals: 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that both JTAG and SWD are in their reset states. 2. Send the 16-bit JTAG-to-SWD switch command, 0xE79E, on TMS/SWDIO. 3.
PAGE 226
JTAG Interface 4.5.1 Instruction Register (IR) The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the IR. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the IR bits is shown in Table 4-3.
PAGE 227
Tiva™ TM4C129XNCZAD Microcontroller 4.5.1.3 ABORT Instruction The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. See the “ABORT Data Register” on page 229 for more information. 4.5.1.
PAGE 228
JTAG Interface The major uses of the JTAG port are for manufacturer testing of component assembly and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x4BA0.0477. This value allows the debuggers to automatically configure themselves to work correctly with the Cortex-M4F during debug. Figure 4-3. IDCODE Register Format 31 TDI 4.5.2.
PAGE 229
Tiva™ TM4C129XNCZAD Microcontroller 4.5.2.5 DPACC Data Register The format for the 35-bit DPACC Data Register defined by ARM is described in the ARM® Debug Interface V5 Architecture Specification. 4.5.2.6 ABORT Data Register The format for the 35-bit ABORT Data Register defined by ARM is described in the ARM® Debug Interface V5 Architecture Specification.
PAGE 230
System Control 5 System Control System control configures the overall operation of the device and provides information about the device. Configurable features include reset control, NMI operation, power control, clock control, and low-power modes. 5.1 Signal Description The following table lists the external signals of the System Control module and describes the function of each. The NMI signal is the alternate function for two GPIO signals, which default to GPIO after reset.
PAGE 231
Tiva™ TM4C129XNCZAD Microcontroller 5.2.1 Device Identification Read-only registers in the system control module provide information about the microcontroller, such as version, part number, pin count, operating temperature range and available peripherals on the device. The Device Identification 0 (DID0) (page 266) and Device Identification 1 (DID1) (page 268) registers provide details about the device's version, package, temperature range, and so on.
PAGE 232
System Control Table 5-2. Reset Sources (continued) Reset Source Core Reset? JTAG Reset? On-Chip Peripherals Reset? Software System Reset Request using the SYSRESREQ bit in the APINT register. Yes Pin Configuration Only Yes Software System Reset Request using the VECTRESET bit in the APINT register.
PAGE 233
Tiva™ TM4C129XNCZAD Microcontroller This is useful in in-circuit testing and other situations where it is desirable to delay the operation of the device until an external supervisor has released. The Power-On Reset sequence is as follows: 1. The microcontroller waits for internal POR to go inactive. 2. The internal reset is released and the core executes a full initialization of the device.
PAGE 234
System Control To improve noise immunity and/or to delay reset at power up, the RST input may be connected to an RC network as shown in Figure 5-2 on page 234. If the application requires the use of an external reset switch, Figure 5-3 on page 234 shows the proper circuitry to use. In the figures, the RPU and C1 components define the power-on delay. The external reset timing is shown in Figure 32-11 on page 2113. Figure 5-1.
PAGE 235
Tiva™ TM4C129XNCZAD Microcontroller 5.2.2.5 Brown-Out Reset (BOR) The microcontroller provides a brown-out detection circuit that triggers if the VDD (external) or VDDA (analog) power supply drops below its corresponding brown-out threshold voltage. If a brown-out condition is detected, the system may generate an interrupt, a system reset or a Power-On Reset. The default value at reset is to generate an interrupt.
PAGE 236
System Control The brown-out system reset sequence is as follows: 1. When one of the BOR event triggers occurs, an internal Brown-Out Reset condition is set. 2. If the BOR event has been programmed to generate a reset in the PTBOCTL register and the BOR bit of the RESBEHAVCTL has been set to 0x2, an internal reset is asserted. 3.
PAGE 237
Tiva™ TM4C129XNCZAD Microcontroller The watchdog timer can be configured to generate an interrupt or a non-maskable interrupt to the microcontroller on its first time-out and to generate a system reset or power-on reset on its second time-out. After the watchdog's first time-out event, the 32-bit watchdog counter is reloaded with the value of the Watchdog Timer Load (WDTLOAD) register and resumes counting down from that value.
PAGE 238
System Control 3. The internal reset is released and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution. 4. The HIBRIS register in the Hibernation module can be read to determine the cause of the reset. 5. The HIB bit in the RESC register is cleared by writing a 0. 5.2.2.
PAGE 239
Tiva™ TM4C129XNCZAD Microcontroller the NMI signal is High; asserting the enabled NMI signal above VIH initiates the NMI interrupt sequence. 5.2.3.2 Main Oscillator Verification Failure The TM4C129XNCZAD microcontroller provides a main oscillator verification circuit that generates an error condition if the oscillator is running too fast or too slow.
PAGE 240
System Control Figure 5-4. Power Architecture VDDC Internal Logic and PLL VDDC GND GND LDO Voltage Regulator +3.3V VDD GND I/O Buffers VDD GND +3.3V GNDA VDDA Analog Circuits VDDA Note: 5.2.5 GNDA The VDDA voltage source is typically connected to a filtered voltage source or regulator. Clock Control The system control module determines the control of clocks in this part. 5.2.5.1 Fundamental Clock Sources There are multiple clock sources for use in the microcontroller.
PAGE 241
Tiva™ TM4C129XNCZAD Microcontroller be an alternate clock source for some of the peripherals. See the section called “Peripheral Clock Sources” on page 244 for more information on peripherals that can use the PIOSC as an alternate clock. ■ Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSC0 input pin, or an external crystal is connected across the OSC0 input and OSC1 output pins.
PAGE 242
System Control 5.2.5.2 Clock Configuration The Run and Sleep Mode Configuration Register (RSCLKCFG) provides control for the system clock in run and sleep mode. The Deep Sleep Clock Configuration register (DSCLKCFG) specifies the behavior of the clock system while in deep sleep mode.
PAGE 243
Tiva™ TM4C129XNCZAD Microcontroller Figure 5-5.
PAGE 244
System Control Peripheral Clock Sources In addition to the main clock tree described above, the ADC, USB, Ethernet, PWM, UART, and QSSI all have a Clock Control register in their register map at offset 0xFC8 that can be used to control the clock generation for the module. ADC Clock Control The ADC digital block is clocked by the system clock and the ADC analog block is clocked from a separate conversion clock (ADC clock). The ADC clock frequency is 16 MHz and can generate a conversion rate of 1 Msps.
PAGE 245
Tiva™ TM4C129XNCZAD Microcontroller ■ A gated system clock acts as the clock source to the Control and Status registers (CSR) of the Ethernet MAC. The SysClk frequency for Run, Sleep and Deep Sleep mode is programmed in the System Control module. ■ The PHY receives the main oscillator (MOSC) which must be 25 MHz ± 50 ppm for proper operation. The MOSC source can be a single-ended source or a crystal.
PAGE 246
System Control PWM Clock Control The PWMCC register can be used to select the System Clock as the PWM clock source or a divided System Clock. For more information, see page 2009. Other Peripheral Clock Control In the UART and QSSI Clock Control Registers, users can choose between the system clock (SysClk), which is the default source for the baud clock, and an alternate clock. Note that there may be special considerations when configuring the baud clock.
PAGE 247
Tiva™ TM4C129XNCZAD Microcontroller The PIOSC generates a 16-MHz clock with a ±3% accuracy. At the factory, the PIOSC is set to 16 MHz at room temperature, however, the frequency can be trimmed for other voltage or temperature conditions using software in the following ways: ■ Default calibration: clear the UTEN bit and set the UPDATE bit in the Precision Internal Oscillator Calibration (PIOSCCAL) register. ■ User-defined calibration: The user can program the UT value to adjust the PIOSC frequency.
PAGE 248
System Control PLL Configuration The PLL is disabled by default during power-on reset and is enabled later by software if required. Software specifies the output divisor to set the system clock frequency and enables the PLL to drive the output. The PLL is controlled using the PLLFREQ0, PLLFREQ1 and PLLSTAT registers. Changes made to these registers do not become active until after the NEWFREQ bit in the RSCLKCFG register is enabled.
PAGE 249
Tiva™ TM4C129XNCZAD Microcontroller Table 5-7 on page 249 provides examples of the programming expected for the PLLFREQ0 and PLLFREQ1 registers. The first column specifies the input crystal frequency and the last column displays the PLL frequency given the values of MINT and N, when Q=0. a Table 5-7.
PAGE 250
System Control 5.2.6 System Control There are four levels of operation for the microcontroller defined as: ■ Run mode ■ Sleep mode ■ Deep-Sleep mode ■ Hibernation mode For power-savings purposes, the peripheral-specific RCGCx, SCGCx, and DCGCx registers (for example, RCGCWD) control the clock-gating logic for that peripheral or block in the system while the microcontroller is in Run, Sleep, and Deep-Sleep mode, respectively.
PAGE 251
Tiva™ TM4C129XNCZAD Microcontroller by the Cortex-M4F core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system brings the processor back into Run mode. See “Power Management” on page 136 for more details. Peripherals are clocked that are enabled in the peripheral-specific SCGC registers when auto-clock gating is enabled or the peripheral-specific RCGC registers when the auto-clock gating is disabled.
PAGE 252
System Control in the RSCLKFCFG register, and the MOSC is configured as the Deep-Sleep clock source in the DSCLKCFG register, then two outcomes are possible: ■ If the PIOSC is still powered in Deep Sleep (using the PIOSCPD bit in the DSCLKCFG register) then the PIOSC is utilized as the clock source when entering Deep Sleep and the device enters and exits the Deep-Sleep state normally. The MOSC is not used as the clock source in Deep Sleep.
PAGE 253
Tiva™ TM4C129XNCZAD Microcontroller different levels of power savings while in Sleep or Deep-Sleep modes. In addition, software has the ability to control the LDO settings to gain a power advantage when running at slower speeds. Note that these features may not be available on all devices; the System Properties (SYSPROP) register provides information on whether a mode is supported on a given MCU.
PAGE 254
System Control Peripheral Memory Power Control When Deep-Sleep is entered, users have the capability to reduce power further in peripheral modules which have their own associated memory array. Many of these peripherals can be programmed to enable a low-power retention mode or a power down of their associated peripheral SRAM array.
PAGE 255
Tiva™ TM4C129XNCZAD Microcontroller Flash Memory and SRAM Power Control During Sleep or Deep-Sleep mode, Flash memory can be in either the default active mode or the low power mode; SRAM can be in the default active mode, standby mode, or low power mode. The active mode in each case provides the fastest times to sleep and wake up, but consumes more power. Low power mode provides the lowest power consumption, but takes longer to sleep and wake up.
PAGE 256
System Control To write to the HSSR register the KEY field must be set to 0xCA. The CDOFF field in the HSSR register can have one of the following three values: ■ 0x00.0000 – No request and/or the previous request completed successfully ■ 0xFF.
PAGE 257
Tiva™ TM4C129XNCZAD Microcontroller 1. Once POR has completed, the PIOSC is acting as the system clock. 2. Power up the MOSC by clearing the NOXTAL bit in the MOSCCTL register. 3. If single-ended MOSC mode is required, the MOSC is ready to use. If crystal mode is required, clear the PWRDN bit and wait for the MOSCPUPRIS bit to be set in the Raw Interrupt Status (RIS), indicating MOSC crystal mode is ready. 4. Set the OSCSRC field to 0x3 in the RSCLKCFG register at offset 0x0B0. 5.
PAGE 258
System Control 2. Write the RSCLKCFG register's PSYSDIV value and MEMTIMU bit if the MEMTIM0 register is updated in the first step. The new SYSDIV is now in effect. 5.4 Register Map Table 5-11 on page 258 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000. Note: Spaces in the System Control register space that are not used are reserved for future or internal use.
PAGE 259
Tiva™ TM4C129XNCZAD Microcontroller Table 5-11. System Control Register Map (continued) Offset Name 0x188 Description See page Type Reset SLPPWRCFG RW 0x0000.0000 Sleep Power Configuration 306 0x18C DSLPPWRCFG RW 0x0000.0000 Deep-Sleep Power Configuration 308 0x1A0 NVMSTAT RO 0x0000.0001 Non-Volatile Memory Information 310 0x1B4 LDOSPCTL RW 0x0000.0018 LDO Sleep Power Control 311 0x1B8 LDOSPCAL RO 0x0000.1818 LDO Sleep Power Calibration 313 0x1BC LDODPCTL RW 0x0000.
PAGE 260
System Control Table 5-11. System Control Register Map (continued) Offset Name 0x334 See page Type Reset Description PPCAN RO 0x0000.0003 Controller Area Network Peripheral Present 350 0x338 PPADC RO 0x0000.0003 Analog-to-Digital Converter Peripheral Present 351 0x33C PPACMP RO 0x0000.0001 Analog Comparator Peripheral Present 352 0x340 PPPWM RO 0x0000.0001 Pulse Width Modulator Peripheral Present 353 0x344 PPQEI RO 0x0000.
PAGE 261
Tiva™ TM4C129XNCZAD Microcontroller Table 5-11. System Control Register Map (continued) Offset Name 0x53C Description See page Type Reset SRACMP RW 0x0000.0000 Analog Comparator Software Reset 387 0x540 SRPWM RW 0x0000.0000 Pulse Width Modulator Software Reset 388 0x544 SRQEI RW 0x0000.0000 Quadrature Encoder Interface Software Reset 389 0x558 SREEPROM RW 0x0000.0000 EEPROM Software Reset 390 0x574 SRCCM RW 0x0000.
PAGE 262
System Control Table 5-11. System Control Register Map (continued) Offset Name 0x69C See page Type Reset Description RCGCEMAC RW 0x0000.0000 Ethernet MAC Run Mode Clock Gating Control 420 0x700 SCGCWD RW 0x0000.0000 Watchdog Timer Sleep Mode Clock Gating Control 421 0x704 SCGCTIMER RW 0x0000.0000 16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control 422 0x708 SCGCGPIO RW 0x0000.
PAGE 263
Tiva™ TM4C129XNCZAD Microcontroller Table 5-11. System Control Register Map (continued) Offset Name 0x80C Description See page Type Reset DCGCDMA RW 0x0000.0000 Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control 453 0x810 DCGCEPI RW 0x0000.0000 EPI Deep-Sleep Mode Clock Gating Control 454 0x814 DCGCHIB RW 0x0000.0001 Hibernation Deep-Sleep Mode Clock Gating Control 455 0x818 DCGCUART RW 0x0000.
PAGE 264
System Control Table 5-11. System Control Register Map (continued) See page Offset Name Type Reset Description 0x91C PCSSI RW 0x0000.000F Synchronous Serial Interface Power Control 493 0x920 PCI2C RW 0x0000.03FF Inter-Integrated Circuit Power Control 495 0x928 PCUSB RW 0x0000.0001 Universal Serial Bus Power Control 499 0x930 PCEPHY RW 0x0000.0000 Ethernet PHY Power Control 501 0x934 PCCAN RW 0x0000.0003 Controller Area Network Power Control 503 0x938 PCADC RW 0x0000.
PAGE 265
Tiva™ TM4C129XNCZAD Microcontroller Table 5-11. System Control Register Map (continued) Offset Name 0xA74 Description See page Type Reset PRCCM RO 0x0000.0000 CRC and Cryptographic Modules Peripheral Ready 548 0xA90 PRLCD RO 0x0000.0000 LCD Controller Peripheral Ready 549 0xA98 PROWIRE RO 0x0000.0000 1-Wire Peripheral Ready 550 0xA9C PREMAC RO 0x0000.
PAGE 266
System Control Register 1: Device Identification 0 (DID0), offset 0x000 This register identifies the version of the microcontroller. Each microcontroller is uniquely identified by the combined values of the CLASS field in the DID0 register and the PARTNO field in the DID1 register. The MAJOR and MINOR bit fields indicate the die revision number. Combined, the MAJOR and MINOR bit fields indicate the part revision number.
PAGE 267
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 15:8 MAJOR RO - Description Major Revision This field specifies the major revision number of the microcontroller. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on).
PAGE 268
System Control Register 2: Device Identification 1 (DID1), offset 0x004 This register identifies the device family, part number, temperature range, pin count, and package type. Each microcontroller is uniquely identified by the combined values of the CLASS field in the DID0 register and the PARTNO field in the DID1 register. Device Identification 1 (DID1) Base 0x400F.
PAGE 269
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 15:13 PINCOUNT RO 0x7 Description Package Pin Count This field specifies the number of pins on the device package.
PAGE 270
System Control Register 3: Power-Temp Brown Out Control (PTBOCTL), offset 0x038 This register determines, based on an individual event level, the appropriate next level of action (for example, NONE, System Control Interrupt, NMI, or reset) when an event occurs. Power-temperature event actions are directed to the core as a System Control Interrupt or NMI. When a reset occurs, its behavior is controlled by the Reset Behavior Control (RESBEHAVCTL) register.
PAGE 271
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1:0 VDD_UBOR RW 0x3 Description VDD under BOR Event Action An event occurs when VDD trips under the VDD_BOR threshold found in Table 32-13 on page 2107. This field determines the action to take on the event.
PAGE 272
System Control Register 4: Raw Interrupt Status (RIS), offset 0x050 This register indicates the status for system control raw interrupts. An interrupt is sent to the interrupt controller if the corresponding bit in the Interrupt Mask Control (IMC) register is set. Writing a 1 to the corresponding bit in the Masked Interrupt Status and Clear (MISC) register clears an interrupt status bit. Raw Interrupt Status (RIS) Base 0x400F.E000 Offset 0x050 Type RO, reset 0x0000.
PAGE 273
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 MOFRIS RO 0 Description Main Oscillator Failure Raw Interrupt Status Value Description 0 The main oscillator has not failed. 1 The MOSCIM bit in the MOSCCTL register is set and the main oscillator has failed. This bit is cleared by writing a 1 to the MOFMIS bit in the MISC register. 2 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 274
System Control Register 5: Interrupt Mask Control (IMC), offset 0x054 This register contains the mask bits for system control raw interrupts. A raw interrupt, indicated by a bit being set in the Raw Interrupt Status (RIS) register, is sent to the interrupt controller if the corresponding bit in this register is set. Interrupt Mask Control (IMC) Base 0x400F.E000 Offset 0x054 Type RW, reset 0x0000.
PAGE 275
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 MOFIM RW 0 Description Main Oscillator Failure Interrupt Mask Value Description 0 The MOFRIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the MOFRIS bit in the RIS register is set. 2 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 276
System Control Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058 On a read, this register gives the current masked status value of the corresponding interrupt in the Raw Interrupt Status (RIS) register. All of the bits are RW1C, thus writing a 1 to a bit clears the corresponding raw interrupt bit in the RIS register (see page 272). Masked Interrupt Status and Clear (MISC) Base 0x400F.E000 Offset 0x058 Type RW1C, reset 0x0000.
PAGE 277
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5:4 reserved RO 0x0 3 MOFMIS RW1C 0 Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. Main Oscillator Failure Masked Interrupt Status Value Description 0 When read, a 0 indicates that the main oscillator has not failed. A write of 0 has no effect on the state of this bit.
PAGE 278
System Control Register 7: Reset Cause (RESC), offset 0x05C This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences. If a full POK-POR is initiated, the POR bit in the RESC register is set and all other bits are cleared. If the WDOGn, BOR or EXTRES configuration fields are set to 0x3 in the RESBEHAVCTL register and a simulated POR is initiated, the cause of the reset is reflected in the RESC register.
PAGE 279
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 12 HSSR RW - Description HSSR Reset Value Description 0 When read, this bit indicates that a HSSR request has not generated a reset since the previous power-on reset. Writing a 0 to this bit clears it. 1 When read, this bit indicates that a HSSR request has generated a reset. 11:7 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 280
System Control Bit/Field Name Type Reset 2 BOR RW 0 Description Brown-Out Reset Note that for this bit, the BOR event that causes the Brown-Out Reset can be any of the following: ■ The VDD supply drops below its acceptable operating range. ■ The VDDA supply drops below its acceptable operating range. Value Description 0 When read, this bit indicates that a brown-out reset has not generated a reset since the previous power-on reset. Writing a 0 to this bit clears it.
PAGE 281
Tiva™ TM4C129XNCZAD Microcontroller Register 8: Power-Temperature Cause (PWRTC), offset 0x060 This register provides detailed information on the power subsystem event that caused a reset or interrupt. The event sets the condition in this register without regard to whether it is used to generate a System control Interrupt, Reset, NMI, or no action. The PTBOCTL register contains the action to be taken on the specific events.
PAGE 282
System Control Register 9: NMI Cause Register (NMIC), offset 0x064 This register provides the detailed information on the cause of an NMI interrupt. These bits are set via hardware when the event occurs AND the higher level control indicates that it should be NMI event. Note: The NMIC register has to be cleared by the following sequence: 1. Read the NMIC register to identify the source of the NMI. 2. Clear the source of the NMI. 3. Read the NMIC register again to check the status. 4.
PAGE 283
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 9 TAMPER RW 0 Description Tamper Event NMI Value Description 0 No tamper event has occurred. 1 An NMI has occurred due to a tamper event See the HIB module tamper registers for more details on the tamper event. 8:6 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 284
System Control Register 10: Main Oscillator Control (MOSCCTL), offset 0x07C This register provides control over the features of the main oscillator, including the ability to enable the MOSC clock verification circuit, what action to take when the MOSC fails, and whether or not a crystal is connected. When enabled, this circuit monitors the frequency of the MOSC to verify that the oscillator is operating within specified limits.
PAGE 285
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 2 NOXTAL RW 1 Description No MOSC/Crystal Connected Provides the user control over the power drawn from the main oscillator circuit. This bit should be set when either crystal or single-ended mode is being used. If the application needs MOSC, this bit should be cleared.
PAGE 286
System Control Register 11: Run and Sleep Mode Configuration Register (RSCLKCFG), offset 0x0B0 Important: When transitioning the system clock configuration to use the MOSC as the fundamental clock source, the PWRDN bit must be set in the MOSCCTL register prior to reselecting the MOSC for proper operation. Run and Sleep Mode Configuration Register (RSCLKCFG) Base 0x400F.E000 Offset 0x0B0 Type RW, reset 0x0000.
PAGE 287
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 28 USEPLL RW 0 Description Use PLL This bit controls whether the clock source is specified by the OSCSRC field or the output of the PLL is provided to the system clock divider and serves as the system clock source. Value Description 27:24 PLLSRC RW 0 0 Clock source specified by OSCSRC field.
PAGE 288
System Control Register 12: Memory Timing Parameter Register 0 for Main Flash and EEPROM (MEMTIM0), offset 0x0C0 The MEMTIM0 register provides timing parameters for the main Flash and EEPROM memories. The timing parameters apply to the memory while the system is in run or sleep mode; the clocking for these modes is consistent and unchanged since the system clock frequency and source remains unchanged during transitions between run-to-sleep and sleep-back-to-run.
PAGE 289
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 25:22 EBCHT RW 0x0 Description EEPROM Clock High Time Specifies the length of the EEPROM bank clock high time Value Description 21 EBCE RW 1 0x0 1/2 system clock period 0x1 1 system clock period 0x2 1.5 system clock periods 0x3 2 system clock periods 0x4 2.5 system clock periods 0x5 3 system clock periods 0x6 3.5 system clock periods 0x7 4 system clock periods 0x8 4.
PAGE 290
System Control Bit/Field Name Type Reset 9:6 FBCHT RW 0x0 Description Flash Bank Clock High Time Specifies the length of the flash bank clock high time Value Description 5 FBCE RW 1 0x0 1/2 system clock period 0x1 1 system clock period 0x2 1.5 system clock periods 0x3 2 system clock periods 0x4 2.5 system clock periods 0x5 3 system clock periods 0x6 3.5 system clock periods 0x7 4 system clock periods 0x8 4.
PAGE 291
Tiva™ TM4C129XNCZAD Microcontroller Register 13: Alternate Clock Configuration (ALTCLKCFG), offset 0x138 The ALTCLKCFG register specifies the alternate clock source used by many of the peripherals. Alternate Clock Configuration (ALTCLKCFG) Base 0x400F.E000 Offset 0x138 Type RW, reset 0x0000.
PAGE 292
System Control Register 14: Deep Sleep Clock Configuration Register (DSCLKCFG), offset 0x144 The DSCLKCFG register specifies the behavior of the clock system while in deep sleep. Note that the MOSCDPD bit not only affects deep-sleep mode, but all other modes as well depending on the value of the bit. Please refer to the following table when programming this bit: Table 5-13.
PAGE 293
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 31 PIOSCPD RW 0 Description PIOSC Power Down Value Description 30 MOSCDPD RW 0 0 The PIOSC is active during deep sleep mode. 1 The PIOSC is disabled during sleep mode for additional power savings. MOSC Disable Power Down This bit inhibits the MOSC from automatic or accidental power down.
PAGE 294
System Control Bit/Field Name Type Reset 9:0 DSSYSDIV RW 0x0 Description Deep Sleep Clock Divisor This field specifies the system clock divisor value during deep sleep mode.
PAGE 295
Tiva™ TM4C129XNCZAD Microcontroller Register 15: Divisor and Source Clock Configuration (DIVSCLK), offset 0x148 The DIVSCLK register specifies the source and divisor of the DIVSCLK reference clock output. This signal can be used as a clock source to an external device but bears no timing relationship to other signals. Note: The DIVSCLK signal output is not synchronized to the System Clock. Divisor and Source Clock Configuration (DIVSCLK) Base 0x400F.E000 Offset 0x148 Type RW, reset 0x0000.
PAGE 296
System Control Bit/Field Name Type Reset 7:0 DIV RW 0 Description Divisor Value This field controls the ratio of the source clock to the output clock. The output clock frequency is equal to the source clock frequency divided by the DIV field value plus 1. Value Description 0x0 Divided by 1 0x1 Divided by 2 .... ......
PAGE 297
Tiva™ TM4C129XNCZAD Microcontroller Register 16: System Properties (SYSPROP), offset 0x14C This register provides information on whether certain System Control properties are present on the microcontroller. System Properties (SYSPROP) Base 0x400F.E000 Offset 0x14C Type RO, reset 0x0003.
PAGE 298
System Control Bit/Field Name Type Reset 11 SRAMSM RO 0x1 Description SRAM Sleep/Deep-Sleep Standby Mode Present This bit determines whether the SRAMPM field in the SLPPWRCFG and DSLPPWRCFG registers can be configured to put the SRAM into Standby mode while in Sleep or Deep-Sleep mode. Value Description 10 SRAMLPM RO 0x1 0 A value of 0x1 in the SRAMPM fields is ignored. 1 The SRAMPM fields can be configured to put the SRAM into Standby mode while in Sleep or Deep-Sleep mode.
PAGE 299
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4:1 reserved RO 0 0 FPU RO 0x1 Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. FPU Present This bit indicates if the FPU is present in the Cortex-M4 core. Value Description 0 FPU is not present. 1 FPU is present.
PAGE 300
System Control Register 17: Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150 This register provides the ability to update or recalibrate the precision internal oscillator. Note that a 32.768-kHz oscillator must be used as the Hibernation module clock source for the user to be able to calibrate the PIOSC. Precision Internal Oscillator Calibration (PIOSCCAL) Base 0x400F.E000 Offset 0x150 Type RW, reset 0x0000.
PAGE 301
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 6:0 UT RW 0x0 Description User Trim Value User trim value that can be loaded into the PIOSC.
PAGE 302
System Control Register 18: Precision Internal Oscillator Statistics (PIOSCSTAT), offset 0x154 This register provides the user information on the PIOSC calibration. Note that a 32.768-kHz oscillator must be used as the Hibernation module clock source for the user to be able to calibrate the PIOSC. Precision Internal Oscillator Statistics (PIOSCSTAT) Base 0x400F.E000 Offset 0x154 Type RO, reset 0x0040.
PAGE 303
Tiva™ TM4C129XNCZAD Microcontroller Register 19: PLL Frequency 0 (PLLFREQ0), offset 0x160 This register always contains the variables used to configure the PLL. If the PLL is reprogrammed, it must go through a relock sequence which is defined by the parameter TREADY in Table 32-16 on page 2115. When controlling this register directly, software must change this value while the PLL is powered down.
PAGE 304
System Control Register 20: PLL Frequency 1 (PLLFREQ1), offset 0x164 This register always contains the current Q and N values presented to the system PLL. If the PLL is reconfigured, it must go through a relock sequence which takes about 128 PIOSC clocks. When controlling this register directly, software must change this value while the PLL is powered down. Writes to PLLFREQ0 are delayed from affecting the PLL until the RSCLKCFG register NEWFREQ bit is written with a 1.
PAGE 305
Tiva™ TM4C129XNCZAD Microcontroller Register 21: PLL Status (PLLSTAT), offset 0x168 This register shows the direct status of the PLL lock. PLL Status (PLLSTAT) Base 0x400F.E000 Offset 0x168 Type RO, reset 0x0000.
PAGE 306
System Control Register 22: Sleep Power Configuration (SLPPWRCFG), offset 0x188 This register provides configuration information for the power control of the SRAM and Flash memory while in Sleep mode. Sleep Power Configuration (SLPPWRCFG) Base 0x400F.E000 Offset 0x188 Type RW, reset 0x0000.
PAGE 307
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1:0 SRAMPM RW 0x0 Description SRAM Power Modes This field controls the low power modes of the on-chip SRAM , including the USB SRAM while the microcontroller is in Sleep mode. Value Description 0x0 Active Mode SRAM is not placed in a lower power mode. This mode provides the fastest time to sleep and wakeup but the highest power consumption while the microcontroller is in Sleep mode.
PAGE 308
System Control Register 23: Deep-Sleep Power Configuration (DSLPPWRCFG), offset 0x18C This register provides configuration information for the power control of the SRAM and Flashmemory while in Deep-Sleep mode. Deep-Sleep Power Configuration (DSLPPWRCFG) Base 0x400F.E000 Offset 0x18C Type RW, reset 0x0000.
PAGE 309
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5:4 FLASHPM RW 0x0 Description Flash Power Modes This field enables the Flash to be placed in a Low Power Mode. Refer to “Sleep Modes” on page 2122 for information regarding wake times from Sleep and Deep-Sleep. Value Description 0x0 Active Mode Flash memory is not placed in a lower power mode. This mode provides the fastest time to sleep and wakeup but the highest power consumption while the microcontroller is in Deep-Sleep mode.
PAGE 310
System Control Register 24: Non-Volatile Memory Information (NVMSTAT), offset 0x1A0 This register is predefined by the part and can be used to verify features. Non-Volatile Memory Information (NVMSTAT) Base 0x400F.E000 Offset 0x1A0 Type RO, reset 0x0000.
PAGE 311
Tiva™ TM4C129XNCZAD Microcontroller Register 25: LDO Sleep Power Control (LDOSPCTL), offset 0x1B4 This register specifies the LDO output voltage in Sleep mode. This register should be configured while in Run Mode. If the VADJEN bit is set, writes can be made to the VLDO field within the provided encodings. The following table shows the maximum clock frequencies with respect to LDO Voltage. Table 5-14.
PAGE 312
System Control Bit/Field Name Type Reset Description 7:0 VLDO RW 0x18 LDO Output Voltage This field provides program control of the LDO output voltage in Sleep mode. The value of the field is only used for the LDO voltage when the VADJEN bit is set. Value Description 0x12 0.90 V 0x13 0.95 V 0x14 1.00 V 0x15 1.05 V 0x16 1.10 V 0x17 1.15 V 0x18 1.20 V 0x19 - 0xFF reserved Note: When using the USB module, the LDO must be configured to 1.2 V.
PAGE 313
Tiva™ TM4C129XNCZAD Microcontroller Register 26: LDO Sleep Power Calibration (LDOSPCAL), offset 0x1B8 This register provides factory determined values that are recommended for the VLDO field in the LDOSPCTL register while in Sleep mode. The reset value of this register cannot be determined until the product has been characterized. LDO Sleep Power Calibration (LDOSPCAL) Base 0x400F.E000 Offset 0x1B8 Type RO, reset 0x0000.
PAGE 314
System Control Register 27: LDO Deep-Sleep Power Control (LDODPCTL), offset 0x1BC This register specifies the LDO output voltage in Sleep mode. This register should be configured while in Run Mode. If the VADJEN bit is set, writes can be made to the VLDO field within the provided encodings. The following table shows the maximum clock frequencies with respect to LDO Voltage. Table 5-15.
PAGE 315
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 7:0 VLDO RW 0x12 LDO Output Voltage This field provides program control of the LDO output voltage in Deep-Sleep mode. The value of the field is only used for the LDO voltage when the VADJEN bit is set. Value Description 0x12 0.90 V 0x13 0.95 V 0x14 1.00 V 0x15 1.05 V 0x16 1.10 V 0x17 1.15 V 0x18 1.
PAGE 316
System Control Register 28: LDO Deep-Sleep Power Calibration (LDODPCAL), offset 0x1C0 This register provides factory determined values that are recommended for the VLDO field in the LDODPCTL register while in Deep-Sleep mode. The reset value of this register cannot be determined until the product has been characterized. LDO Deep-Sleep Power Calibration (LDODPCAL) Base 0x400F.E000 Offset 0x1C0 Type RO, reset 0x0000.
PAGE 317
Tiva™ TM4C129XNCZAD Microcontroller Register 29: Sleep / Deep-Sleep Power Mode Status (SDPMST), offset 0x1CC This register provides status information on the Sleep and Deep-Sleep power modes as well as some real time status that can be viewed by a debugger or the core if it is running. These events do not trigger an interrupt and are meant to provide information that can help tune software for power management.
PAGE 318
System Control Bit/Field Name Type Reset 16 PRACT RO 0 Description Sleep or Deep-Sleep Power Request Active Value Description 15:8 reserved RO 0x00 7 PPDW RO 0 0 A power request is not active. 1 The microcontroller is currently in Deep-Sleep mode or is in Sleep mode and a request to put the SRAM and/or Flash memory into a lower power mode is currently active as configured by the SLPPWRCFG register. Software should not rely on the value of a reserved bit.
PAGE 319
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 LDMINERR RO 0 Description VLDO Value Below Minimum Error in Deep-Sleep Mode Value Description 0 No error. 1 An error has occurred because software has requested that the LDO voltage be below the minimum value allowed using the VLDO bit in the LDODPCTL register. In this situation, the LDO voltage is not changed when entering Deep-Sleep mode. 2 PPDERR RO 0 PIOSC Power Down Request Error Value Description 0 No error.
PAGE 320
System Control Register 30: Reset Behavior Control Register (RESBEHAVCTL), offset 0x1D8 The Reset Behavior Control Register contains system management controls. The RESBEHAVCTL register effect occurs immediately when the register is changed. The next power-on reset sequence returns the reset value. If any bit field below is set to 0x3 when a reset occurs, a simulated POR will be generated and the appropriate reset cause will be set in the Reset Cause (RESC) register.
PAGE 321
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3:2 BOR RW 0x3 Description BOR Reset operation This field defines operation of BOR when the USER has defined the BOR operation to be a reset. Note: Value If the BOR operation is defined as an interrupt, this setting has no effect. Description 0x0 - 0x1 Reserved. Default operation is performed. 1:0 EXTRES RW 0x3 0x2 Brown Out Reset issues system reset. 0x3 Brown Out Reset issues a simulated POR sequence (default).
PAGE 322
System Control Register 31: Hardware System Service Request (HSSR), offset 0x1F4 The HSSR register is used to control system configuration functions, such as Return-to-Factory settings. A write to the HSSR register stores a command descriptor pointer (CDOFF) value if the KEY field is correct (0xCA). A successful write to this register also initiates a system reset. The initialization process executes before examining the HSSR register and processing the command.
PAGE 323
Tiva™ TM4C129XNCZAD Microcontroller Register 32: USB Power Domain Status (USBPDS), offset 0x280 This register provides the status of power to the USB SRAM memory array. Note: If the USBMPC register's PWRCTL field is set to 0x3 and the power domain to the USB is turned off by writing a 0 to the P0 bit of the PCUSB register, then the SRAM memory goes into retention and the MEMSTAT field of the USBPDS register reads as 0x1 (retention). USB Power Domain Status (USBPDS) Base 0x400F.
PAGE 324
System Control Register 33: USB Memory Power Control (USBMPC), offset 0x284 This register provides power control to the peripheral memory array. Note: If the USBMPC register's PWRCTL field is set to 0x3 and the power domain to the USB is turned off by writing a 0 to the P0 bit of the PCUSB register, then the SRAM memory goes into retention and the MEMSTAT field of the USBPDS register reads as 0x1 (retention). USB Memory Power Control (USBMPC) Base 0x400F.E000 Offset 0x284 Type RW, reset 0x0000.
PAGE 325
Tiva™ TM4C129XNCZAD Microcontroller Register 34: Ethernet MAC Power Domain Status (EMACPDS), offset 0x288 This register provides the status of power to the EMAC SRAM memory array. Note: The EMAC memory array does not support retention and can only be turned ON and OFF. Memory array OFF is supported only when the power domain is off.
PAGE 326
System Control Register 35: Ethernet MAC Memory Power Control (EMACMPC), offset 0x28C This register provides power control to the peripheral memory array. Note: The EMAC memory array does not support retention and can only be turned ON and OFF. Memory array OFF is supported only when the power domain is off.
PAGE 327
Tiva™ TM4C129XNCZAD Microcontroller Register 36: LCD Power Domain Status (LCDPDS), offset 0x290 This register provides the status of power to the LCD SRAM memory array. Note: The LCD memory array does not support retention and can only be turned ON and OFF.
PAGE 328
System Control Register 37: LCD Memory Power Control (LCDMPC), offset 0x294 This register provides power control to the peripheral memory array. Note: The LCD memory array does not support retention and can only be turned ON and OFF. If the memory array is currently turned ON (PWRCTL = 0x3) and the power control to the LCD is subsequently removed by clearing the P0 bit of the PCLCD register, the event causes the memory array to turn off and the MEMSTAT bit in the LCDPDS register to be 0x0 (array OFF).
PAGE 329
Tiva™ TM4C129XNCZAD Microcontroller Register 38: CAN 0 Power Domain Status (CAN0PDS), offset 0x298 This register provides the status of power to the CAN0 SRAM memory array. Note: The CAN0 memory array does not support retention and can only be turned ON and OFF.
PAGE 330
System Control Register 39: CAN 0 Memory Power Control (CAN0MPC), offset 0x29C This register provides power control to the peripheral memory array. Note: The CAN0 memory array does not support retention and can only be turned ON and OFF.
PAGE 331
Tiva™ TM4C129XNCZAD Microcontroller Register 40: CAN 1 Power Domain Status (CAN1PDS), offset 0x2A0 This register provides the status of power to the CAN 1 SRAM memory array. Note: The CAN1 memory array does not support retention and can only be turned ON and OFF.
PAGE 332
System Control Register 41: CAN 1 Memory Power Control (CAN1MPC), offset 0x2A4 This register provides power control to the peripheral memory array. Note: The CAN1 memory array does not support retention and can only be turned ON and OFF. If the memory array is currently turned on (PWRCTL = 0x3) and the power control to CAN1 is subsequently removed by clearing the P1 bit of the PCCAN register, the event causes the memory array to turn off and the MEMSTAT bit in the CAN1PDS register to be 0x0 (array OFF).
PAGE 333
Tiva™ TM4C129XNCZAD Microcontroller Register 42: Watchdog Timer Peripheral Present (PPWD), offset 0x300 The PPWD register provides software information regarding the watchdog modules. Important: This register should be used to determine which watchdog timers are implemented on this microcontroller. Watchdog Timer Peripheral Present (PPWD) Base 0x400F.E000 Offset 0x300 Type RO, reset 0x0000.
PAGE 334
System Control Register 43: 16/32-Bit General-Purpose Timer Peripheral Present (PPTIMER), offset 0x304 The PPTIMER register provides software information regarding the 16/32-bit general-purpose timer modules. Important: This register should be used to determine which timers are implemented on this microcontroller. 16/32-Bit General-Purpose Timer Peripheral Present (PPTIMER) Base 0x400F.E000 Offset 0x304 Type RO, reset 0x0000.
PAGE 335
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 P3 RO 0x1 Description 16/32-Bit General-Purpose Timer 3 Present Value Description 2 P2 RO 0x1 0 16/32-bit general-purpose timer module 3 is not present. 1 16/32-bit general-purpose timer module 3 is present. 16/32-Bit General-Purpose Timer 2 Present Value Description 1 P1 RO 0x1 0 16/32-bit general-purpose timer module 2 is not present. 1 16/32-bit general-purpose timer module 2 is present.
PAGE 336
System Control Register 44: General-Purpose Input/Output Peripheral Present (PPGPIO), offset 0x308 The PPGPIO register provides software information regarding the general-purpose input/output modules. Important: This register should be used to determine which GPIO ports are implemented on this microcontroller. General-Purpose Input/Output Peripheral Present (PPGPIO) Base 0x400F.E000 Offset 0x308 Type RO, reset 0x0003.
PAGE 337
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 13 P13 RO 0x1 Description GPIO Port P Present Value Description 12 P12 RO 0x1 0 GPIO Port P is not present. 1 GPIO Port P is present. GPIO Port N Present Value Description 11 P11 RO 0x1 0 GPIO Port N is not present. 1 GPIO Port N is present. GPIO Port M Present Value Description 10 P10 RO 0x1 0 GPIO Port M is not present. 1 GPIO Port M is present.
PAGE 338
System Control Bit/Field Name Type Reset 6 P6 RO 0x1 Description GPIO Port G Present Value Description 5 P5 RO 0x1 0 GPIO Port G is not present. 1 GPIO Port G is present. GPIO Port F Present Value Description 4 P4 RO 0x1 0 GPIO Port F is not present. 1 GPIO Port F is present. GPIO Port E Present Value Description 3 P3 RO 0x1 0 GPIO Port E is not present. 1 GPIO Port E is present. GPIO Port D Present Value Description 2 P2 RO 0x1 0 GPIO Port D is not present.
PAGE 339
Tiva™ TM4C129XNCZAD Microcontroller Register 45: Micro Direct Memory Access Peripheral Present (PPDMA), offset 0x30C The PPDMA register provides software information regarding the μDMA module. Important: This register should be used to determine if the μDMA module is implemented on this microcontroller. Micro Direct Memory Access Peripheral Present (PPDMA) Base 0x400F.E000 Offset 0x30C Type RO, reset 0x0000.
PAGE 340
System Control Register 46: EPI Peripheral Present (PPEPI), offset 0x310 The PPEPI register provides software information regarding the EPI module. Important: This register should be used to determine if the EPI module is implemented on this microcontroller. EPI Peripheral Present (PPEPI) Base 0x400F.E000 Offset 0x310 Type RO, reset 0x0000.
PAGE 341
Tiva™ TM4C129XNCZAD Microcontroller Register 47: Hibernation Peripheral Present (PPHIB), offset 0x314 The PPHIB register provides software information regarding the Hibernation module. Important: This register should be used to determine if the Hibernation module is implemented on this microcontroller. Hibernation Peripheral Present (PPHIB) Base 0x400F.E000 Offset 0x314 Type RO, reset 0x0000.
PAGE 342
System Control Register 48: Universal Asynchronous Receiver/Transmitter Peripheral Present (PPUART), offset 0x318 The PPUART register provides software information regarding the UART modules. Important: This register should be used to determine which UART modules are implemented on this microcontroller. Universal Asynchronous Receiver/Transmitter Peripheral Present (PPUART) Base 0x400F.E000 Offset 0x318 Type RO, reset 0x0000.
PAGE 343
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 P3 RO 0x1 Description UART Module 3 Present Value Description 2 P2 RO 0x1 0 UART module 3 is not present. 1 UART module 3 is present. UART Module 2 Present Value Description 1 P1 RO 0x1 0 UART module 2 is not present. 1 UART module 2 is present. UART Module 1 Present Value Description 0 P0 RO 0x1 0 UART module 1 is not present. 1 UART module 1 is present.
PAGE 344
System Control Register 49: Synchronous Serial Interface Peripheral Present (PPSSI), offset 0x31C The PPSSI register provides software information regarding the SSI modules. Important: This register should be used to determine which SSI modules are implemented on this microcontroller. However, to support legacy software, the DC2 register is available. A read of the DC2 register correctly identifies if a legacy SSI module is present.
PAGE 345
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 P0 RO 0x1 Description SSI Module 0 Present Value Description 0 SSI module 0 is not present. 1 SSI module 0 is present.
PAGE 346
System Control Register 50: Inter-Integrated Circuit Peripheral Present (PPI2C), offset 0x320 The PPI2C register provides software information regarding the I2C modules. Important: This register should be used to determine which I2C modules are implemented on this microcontroller. Inter-Integrated Circuit Peripheral Present (PPI2C) Base 0x400F.E000 Offset 0x320 Type RO, reset 0x0000.
PAGE 347
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 P5 RO 0x1 Description I2C Module 5 Present Value Description 4 P4 RO 0x1 0 I2C module 5 is not present. 1 I2C module 5 is present. I2C Module 4 Present Value Description 3 P3 RO 0x1 0 I2C module 4 is not present. 1 I2C module 4 is present. I2C Module 3 Present Value Description 2 P2 RO 0x1 0 I2C module 3 is not present. 1 I2C module 3 is present.
PAGE 348
System Control Register 51: Universal Serial Bus Peripheral Present (PPUSB), offset 0x328 The PPUSB register provides software information regarding the USB module. Important: This register should be used to determine if the USB module is implemented on this microcontroller. Universal Serial Bus Peripheral Present (PPUSB) Base 0x400F.E000 Offset 0x328 Type RO, reset 0x0000.
PAGE 349
Tiva™ TM4C129XNCZAD Microcontroller Register 52: Ethernet PHY Peripheral Present (PPEPHY), offset 0x330 The PPEPHY register provides software information regarding the Ethernet PHY module. Important: This register should be used to determine if the Ethernet PHY module is implemented on this microcontroller. Ethernet PHY Peripheral Present (PPEPHY) Base 0x400F.E000 Offset 0x330 Type RO, reset 0x0000.
PAGE 350
System Control Register 53: Controller Area Network Peripheral Present (PPCAN), offset 0x334 The PPCAN register provides software information regarding the CAN modules. Important: This register should be used to determine which CAN modules are implemented on this microcontroller. Controller Area Network Peripheral Present (PPCAN) Base 0x400F.E000 Offset 0x334 Type RO, reset 0x0000.
PAGE 351
Tiva™ TM4C129XNCZAD Microcontroller Register 54: Analog-to-Digital Converter Peripheral Present (PPADC), offset 0x338 The PPADC register provides software information regarding the ADC modules. Important: This register should be used to determine which ADC modules are implemented on this microcontroller. Analog-to-Digital Converter Peripheral Present (PPADC) Base 0x400F.E000 Offset 0x338 Type RO, reset 0x0000.
PAGE 352
System Control Register 55: Analog Comparator Peripheral Present (PPACMP), offset 0x33C The PPACMP register provides software information regarding the analog comparator module. Important: This register should be used to determine if the analog comparator module is implemented on this microcontroller. Note that the Analog Comparator Peripheral Properties (ACMPPP) register indicates how many analog comparator blocks are included in the module. Analog Comparator Peripheral Present (PPACMP) Base 0x400F.
PAGE 353
Tiva™ TM4C129XNCZAD Microcontroller Register 56: Pulse Width Modulator Peripheral Present (PPPWM), offset 0x340 The PPPWM register provides software information regarding the PWM modules. Important: This register should be used to determine which PWM modules are implemented on this microcontroller. Pulse Width Modulator Peripheral Present (PPPWM) Base 0x400F.E000 Offset 0x340 Type RO, reset 0x0000.
PAGE 354
System Control Register 57: Quadrature Encoder Interface Peripheral Present (PPQEI), offset 0x344 The PPQEI register provides software information regarding the QEI modules. Important: This register should be used to determine which QEI modules are implemented on this microcontroller. Quadrature Encoder Interface Peripheral Present (PPQEI) Base 0x400F.E000 Offset 0x344 Type RO, reset 0x0000.
PAGE 355
Tiva™ TM4C129XNCZAD Microcontroller Register 58: Low Pin Count Interface Peripheral Present (PPLPC), offset 0x348 The PPLPC register provides software information regarding the LPC module. Low Pin Count Interface Peripheral Present (PPLPC) Base 0x400F.E000 Offset 0x348 Type RO, reset 0x0000.
PAGE 356
System Control Register 59: Platform Environment Control Interface Peripheral Present (PPPECI), offset 0x350 The PPPECI register provides software information regarding the PECI module. Platform Environment Control Interface Peripheral Present (PPPECI) Base 0x400F.E000 Offset 0x350 Type RO, reset 0x0000.
PAGE 357
Tiva™ TM4C129XNCZAD Microcontroller Register 60: Fan Control Peripheral Present (PPFAN), offset 0x354 The PPFAN register provides software information regarding the FAN module. Fan Control Peripheral Present (PPFAN) Base 0x400F.E000 Offset 0x354 Type RO, reset 0x0000.
PAGE 358
System Control Register 61: EEPROM Peripheral Present (PPEEPROM), offset 0x358 The PPEEPROM register provides software information regarding the EEPROM module. EEPROM Peripheral Present (PPEEPROM) Base 0x400F.E000 Offset 0x358 Type RO, reset 0x0000.
PAGE 359
Tiva™ TM4C129XNCZAD Microcontroller Register 62: 32/64-Bit Wide General-Purpose Timer Peripheral Present (PPWTIMER), offset 0x35C The PPWTIMER register provides software information regarding the 32/64-bit wide general-purpose timer modules. 32/64-Bit Wide General-Purpose Timer Peripheral Present (PPWTIMER) Base 0x400F.E000 Offset 0x35C Type RO, reset 0x0000.
PAGE 360
System Control Register 63: Remote Temperature Sensor Peripheral Present (PPRTS), offset 0x370 The PPRTS register provides software information regarding the Remote Temperature Sensor (RTS) module. Important: This register should be used to determine which RTS modules are implemented on this microcontroller. Remote Temperature Sensor Peripheral Present (PPRTS) Base 0x400F.E000 Offset 0x370 Type RO, reset 0x0000.
PAGE 361
Tiva™ TM4C129XNCZAD Microcontroller Register 64: CRC and Cryptographic Modules Peripheral Present (PPCCM), offset 0x374 The PPCCM register provides software information regarding the CRC and Cryptographic Modules (AES, DES, and SHA). Important: This register should be used to determine if the CRC and Cryptographic Modules (AES, DES, SHA/MD5) are implemented on this microcontroller. CRC and Cryptographic Modules Peripheral Present (PPCCM) Base 0x400F.E000 Offset 0x374 Type RO, reset 0x0000.
PAGE 362
System Control Register 65: LCD Peripheral Present (PPLCD), offset 0x390 The PPLCD register provides software information regarding the LCD module. Important: This register should be used to determine if an LCD controller is implemented on this microcontroller. LCD Peripheral Present (PPLCD) Base 0x400F.E000 Offset 0x390 Type RO, reset 0x0000.
PAGE 363
Tiva™ TM4C129XNCZAD Microcontroller Register 66: 1-Wire Peripheral Present (PPOWIRE), offset 0x398 The PPOWIRE register provides software information regarding the 1-Wire module. Important: This register should be used to determine which 1-Wire modules are implemented on this microcontroller. 1-Wire Peripheral Present (PPOWIRE) Base 0x400F.E000 Offset 0x398 Type RO, reset 0x0000.
PAGE 364
System Control Register 67: Ethernet MAC Peripheral Present (PPEMAC), offset 0x39C The PPEMAC register provides software information regarding the Ethernet controller module. Important: This register should be used to determine which Ethernet controller modules are implemented on this microcontroller. Ethernet MAC Peripheral Present (PPEMAC) Base 0x400F.E000 Offset 0x39C Type RO, reset 0x0000.
PAGE 365
Tiva™ TM4C129XNCZAD Microcontroller Register 68: Power Regulator Bus Peripheral Present (PPPRB), offset 0x3A0 The PPPRB register provides software information regarding the Power Regulator Bus module. Important: This register should be used to determine which Power Regulator Bus modules are implemented on this microcontroller. Power Regulator Bus Peripheral Present (PPPRB) Base 0x400F.E000 Offset 0x3A0 Type RO, reset 0x0000.
PAGE 366
System Control Register 69: Human Interface Master Peripheral Present (PPHIM), offset 0x3A4 The PPHIM register provides software information regarding the Human Interface Master (HIM) module. Important: This register should be used to determine which HIM modules are implemented on this microcontroller. Human Interface Master Peripheral Present (PPHIM) Base 0x400F.E000 Offset 0x3A4 Type RO, reset 0x0000.
PAGE 367
Tiva™ TM4C129XNCZAD Microcontroller Register 70: Watchdog Timer Software Reset (SRWD), offset 0x500 The SRWD register provides software the capability to reset the available watchdog modules. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRWD register. While the SRWD bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRWD bit.
PAGE 368
System Control Register 71: 16/32-Bit General-Purpose Timer Software Reset (SRTIMER), offset 0x504 The SRTIMER register provides software the capability to reset the available 16/32-bit timer modules. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRTIMER register. While the SRTIMER bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRTIMER bit.
PAGE 369
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 R5 RW 0 Description 16/32-Bit General-Purpose Timer 5 Software Reset Value Description 4 R4 RW 0 0 16/32-bit general-purpose timer module 5 is not reset. 1 16/32-bit general-purpose timer module 5 is reset. 16/32-Bit General-Purpose Timer 4 Software Reset Value Description 3 R3 RW 0 0 16/32-bit general-purpose timer module 4 is not reset. 1 16/32-bit general-purpose timer module 4 is reset.
PAGE 370
System Control Register 72: General-Purpose Input/Output Software Reset (SRGPIO), offset 0x508 The SRGPIO register provides software the capability to reset the available GPIO modules. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRGPIO register. While the SRGPIO bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRGPIO bit.
PAGE 371
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 15 R15 RW 0 Description GPIO Port R Software Reset Value Description 14 R14 RW 0 0 GPIO Port R is not reset. 1 GPIO Port R is reset. GPIO Port Q Software Reset Value Description 13 R13 RW 0 0 GPIO Port Q is not reset. 1 GPIO Port Q is reset. GPIO Port P Software Reset Value Description 12 R12 RW 0 0 GPIO Port P is not reset. 1 GPIO Port P is reset.
PAGE 372
System Control Bit/Field Name Type Reset 8 R8 RW 0 Description GPIO Port J Software Reset Value Description 7 R7 RW 0 0 GPIO Port J is not reset. 1 GPIO Port J is reset. GPIO Port H Software Reset Value Description 6 R6 RW 0 0 GPIO Port H is not reset. 1 GPIO Port H is reset. GPIO Port G Software Reset Value Description 5 R5 RW 0 0 GPIO Port G is not reset. 1 GPIO Port G is reset. GPIO Port F Software Reset Value Description 4 R4 RW 0 0 GPIO Port F is not reset.
PAGE 373
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1 R1 RW 0 Description GPIO Port B Software Reset Value Description 0 R0 RW 0 0 GPIO Port B is not reset. 1 GPIO Port B is reset. GPIO Port A Software Reset Value Description 0 GPIO Port A is not reset. 1 GPIO Port A is reset.
PAGE 374
System Control Register 73: Micro Direct Memory Access Software Reset (SRDMA), offset 0x50C The SRDMA register provides software the capability to reset the available μDMA module. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRDMA register. While the SRDMA bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRDMA bit.
PAGE 375
Tiva™ TM4C129XNCZAD Microcontroller Register 74: EPI Software Reset (SREPI), offset 0x510 The SREPI register provides software the capability to reset the available EPI module. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SREPI register. While the SREPI bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SREPI bit.
PAGE 376
System Control Register 75: Hibernation Software Reset (SRHIB), offset 0x514 The SRHIB register provides software the capability to reset the available Hibernation module. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRHIB register. While the SRHIB bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRHIB bit.
PAGE 377
Tiva™ TM4C129XNCZAD Microcontroller Register 76: Universal Asynchronous Receiver/Transmitter Software Reset (SRUART), offset 0x518 The SRUART register provides software the capability to reset the available UART modules. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRUART register. While the SRUART bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRUART bit.
PAGE 378
System Control Bit/Field Name Type Reset 5 R5 RW 0 Description UART Module 5 Software Reset Value Description 4 R4 RW 0 0 UART module 5 is not reset. 1 UART module 5 is reset. UART Module 4 Software Reset Value Description 3 R3 RW 0 0 UART module 4 is not reset. 1 UART module 4 is reset. UART Module 3 Software Reset Value Description 2 R2 RW 0 0 UART module 3 is not reset. 1 UART module 3 is reset.
PAGE 379
Tiva™ TM4C129XNCZAD Microcontroller Register 77: Synchronous Serial Interface Software Reset (SRSSI), offset 0x51C The SRSSI register provides software the capability to reset the available SSI modules. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRSSI register. While the SRSSI bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRSSI bit.
PAGE 380
System Control Bit/Field Name Type Reset 1 R1 RW 0 Description SSI Module 1 Software Reset Value Description 0 R0 RW 0 0 SSI module 1 is not reset. 1 SSI module 1 is reset. SSI Module 0 Software Reset Value Description 0 SSI module 0 is not reset. 1 SSI module 0 is reset.
PAGE 381
Tiva™ TM4C129XNCZAD Microcontroller Register 78: Inter-Integrated Circuit Software Reset (SRI2C), offset 0x520 The SRI2C register provides software the capability to reset the available I2C modules. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRI2C register. While the SRI2C bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRI2C bit.
PAGE 382
System Control Bit/Field Name Type Reset 6 R6 RW 0 Description I2C Module 6 Software Reset Value Description 5 R5 RW 0 0 I2C module 6 is not reset. 1 I2C module 6 is reset. I2C Module 5 Software Reset Value Description 4 R4 RW 0 0 I2C module 5 is not reset. 1 I2C module 5 is reset. I2C Module 4 Software Reset Value Description 3 R3 RW 0 0 I2C module 4 is not reset. 1 I2C module 4 is reset.
PAGE 383
Tiva™ TM4C129XNCZAD Microcontroller Register 79: Universal Serial Bus Software Reset (SRUSB), offset 0x528 The SRUSB register provides software the capability to reset the available USB module. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRUSB register. While the SRUSB bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRUSB bit.
PAGE 384
System Control Register 80: Ethernet PHY Software Reset (SREPHY), offset 0x530 The SREPHY register provides software the capability to reset the available PHY module. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SREPHY register. While the SREPHY bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SREPHY bit.
PAGE 385
Tiva™ TM4C129XNCZAD Microcontroller Register 81: Controller Area Network Software Reset (SRCAN), offset 0x534 The SRCAN register provides software the capability to reset the available CAN modules. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRCAN register. While the SRCAN bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRCAN bit.
PAGE 386
System Control Register 82: Analog-to-Digital Converter Software Reset (SRADC), offset 0x538 The SRADC register provides software the capability to reset the available ADC modules. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRADC register. While the SRADC bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRADC bit.
PAGE 387
Tiva™ TM4C129XNCZAD Microcontroller Register 83: Analog Comparator Software Reset (SRACMP), offset 0x53C The SRACMP register provides software the capability to reset the available analog comparator module. A block is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRACMP register. While the SRACMP bit is 1, the module is held in reset. 2. Software completes the reset process by clearing the SRACMP bit.
PAGE 388
System Control Register 84: Pulse Width Modulator Software Reset (SRPWM), offset 0x540 The SRPWM register provides software the capability to reset the available PWM modules. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRPWM register. While the SRPWM bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRPWM bit.
PAGE 389
Tiva™ TM4C129XNCZAD Microcontroller Register 85: Quadrature Encoder Interface Software Reset (SRQEI), offset 0x544 The SRQEI register provides software the capability to reset the available QEI modules. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRQEI register. While the SRQEI bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRQEI bit.
PAGE 390
System Control Register 86: EEPROM Software Reset (SREEPROM), offset 0x558 The SREEPROM register provides software the capability to reset the available EEPROM module. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SREEPROM register. While the SREEPROM bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SREEPROM bit.
PAGE 391
Tiva™ TM4C129XNCZAD Microcontroller Register 87: CRC and Cryptographic Modules Software Reset (SRCCM), offset 0x574 The SRCCM register provides software the capability to reset the CRC and Cryptographic Modules (AES, DES, and SHA/MD5). A module is reset by software using a simple two-step process: 1. Software sets the bit in the SRCCM register. While the SRCCM bit is 1, the peripherals are held in reset. 2. Software completes the reset process by clearing the SRCCM bit.
PAGE 392
System Control Register 88: LCD Controller Software Reset (SRLCD), offset 0x590 The SRLCD register provides software the capability to reset the available LCD module. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SRLCD register. While the SRLCD bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SRLCD bit.
PAGE 393
Tiva™ TM4C129XNCZAD Microcontroller Register 89: 1-Wire Software Reset (SROWIRE), offset 0x598 The SROWIRE register provides software the capability to reset the available 1-Wire Module. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SROWIRE register. While the SROWIRE bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SROWIRE bit.
PAGE 394
System Control Register 90: Ethernet MAC Software Reset (SREMAC), offset 0x59C The SREMAC register provides software the capability to reset the available Ethernet MAC module. A peripheral is reset by software using a simple two-step process: 1. Software sets a bit (or bits) in the SREMAC register. While the SREMAC bit is 1, the peripheral is held in reset. 2. Software completes the reset process by clearing the SREMAC bit.
PAGE 395
Tiva™ TM4C129XNCZAD Microcontroller Register 91: Watchdog Timer Run Mode Clock Gating Control (RCGCWD), offset 0x600 The RCGCWD register provides software the capability to enable and disable watchdog modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault.
PAGE 396
System Control Register 92: 16/32-Bit General-Purpose Timer Run Mode Clock Gating Control (RCGCTIMER), offset 0x604 The RCGCGPT32 register provides software the capability to enable and disable 16/32-bit timer modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault.
PAGE 397
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 R4 RW 0 Description 16/32-Bit General-Purpose Timer 4 Run Mode Clock Gating Control Value Description 3 R3 RW 0 0 16/32-bit general-purpose timer module 4 is disabled. 1 Enable and provide a clock to 16/32-bit general-purpose timer module 4 in Run mode. 16/32-Bit General-Purpose Timer 3 Run Mode Clock Gating Control Value Description 2 R2 RW 0 0 16/32-bit general-purpose timer module 3 is disabled.
PAGE 398
System Control Register 93: General-Purpose Input/Output Run Mode Clock Gating Control (RCGCGPIO), offset 0x608 The RCGCGPIO register provides software the capability to enable and disable GPIO modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. Important: This register should be used to control the clocking for the GPIO modules.
PAGE 399
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 13 R13 RW 0 Description GPIO Port P Run Mode Clock Gating Control Value Description 12 R12 RW 0 0 GPIO Port P is disabled. 1 Enable and provide a clock to GPIO Port P in Run mode. GPIO Port N Run Mode Clock Gating Control Value Description 11 R11 RW 0 0 GPIO Port N is disabled. 1 Enable and provide a clock to GPIO Port N in Run mode.
PAGE 400
System Control Bit/Field Name Type Reset 6 R6 RW 0 Description GPIO Port G Run Mode Clock Gating Control Value Description 5 R5 RW 0 0 GPIO Port G is disabled. 1 Enable and provide a clock to GPIO Port G in Run mode. GPIO Port F Run Mode Clock Gating Control Value Description 4 R4 RW 0 0 GPIO Port F is disabled. 1 Enable and provide a clock to GPIO Port F in Run mode. GPIO Port E Run Mode Clock Gating Control Value Description 3 R3 RW 0 0 GPIO Port E is disabled.
PAGE 401
Tiva™ TM4C129XNCZAD Microcontroller Register 94: Micro Direct Memory Access Run Mode Clock Gating Control (RCGCDMA), offset 0x60C The RCGCDMA register provides software the capability to enable and disable the μDMA module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault.
PAGE 402
System Control Register 95: EPI Run Mode Clock Gating Control (RCGCEPI), offset 0x610 The RCGCEPI register provides software the capability to enable and disable the EPI module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. Important: This register should be used to control the clocking for the EPI module.
PAGE 403
Tiva™ TM4C129XNCZAD Microcontroller Register 96: Hibernation Run Mode Clock Gating Control (RCGCHIB), offset 0x614 The RCGCHIB register provides software the capability to enable and disable the Hibernation module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault.
PAGE 404
System Control Register 97: Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control (RCGCUART), offset 0x618 The RCGCUART register provides software the capability to enable and disable the UART modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault.
PAGE 405
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 R3 RW 0 Description UART Module 3 Run Mode Clock Gating Control Value Description 2 R2 RW 0 0 UART module 3 is disabled. 1 Enable and provide a clock to UART module 3 in Run mode. UART Module 2 Run Mode Clock Gating Control Value Description 1 R1 RW 0 0 UART module 2 is disabled. 1 Enable and provide a clock to UART module 2 in Run mode.
PAGE 406
System Control Register 98: Synchronous Serial Interface Run Mode Clock Gating Control (RCGCSSI), offset 0x61C The RCGCSSI register provides software the capability to enable and disable the SSI modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. Important: This register should be used to control the clocking for the SSI modules.
PAGE 407
Tiva™ TM4C129XNCZAD Microcontroller Register 99: Inter-Integrated Circuit Run Mode Clock Gating Control (RCGCI2C), offset 0x620 The RCGCI2C register provides software the capability to enable and disable the I2C modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault.
PAGE 408
System Control Bit/Field Name Type Reset 6 R6 RW 0 Description I2C Module 6 Run Mode Clock Gating Control Value Description 5 R5 RW 0 0 I2C module 6 is disabled. 1 Enable and provide a clock to I2C module 6 in Run mode. I2C Module 5 Run Mode Clock Gating Control Value Description 4 R4 RW 0 0 I2C module 5 is disabled. 1 Enable and provide a clock to I2C module 5 in Run mode. I2C Module 4 Run Mode Clock Gating Control Value Description 3 R3 RW 0 0 I2C module 4 is disabled.
PAGE 409
Tiva™ TM4C129XNCZAD Microcontroller Register 100: Universal Serial Bus Run Mode Clock Gating Control (RCGCUSB), offset 0x628 The RCGCUSB register provides software the capability to enable and disable the USB module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. Important: This register should be used to control the clocking for the USB module.
PAGE 410
System Control Register 101: Ethernet PHY Run Mode Clock Gating Control (RCGCEPHY), offset 0x630 The RCGCEPHY register provides software the capability to enable and disable the PHY module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. Important: This register should be used to control the clocking for the PHY module.
PAGE 411
Tiva™ TM4C129XNCZAD Microcontroller Register 102: Controller Area Network Run Mode Clock Gating Control (RCGCCAN), offset 0x634 The RCGCCAN register provides software the capability to enable and disable the CAN modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault.
PAGE 412
System Control Register 103: Analog-to-Digital Converter Run Mode Clock Gating Control (RCGCADC), offset 0x638 The RCGCADC register provides software the capability to enable and disable the ADC modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. Important: This register should be used to control the clocking for the ADC modules.
PAGE 413
Tiva™ TM4C129XNCZAD Microcontroller Register 104: Analog Comparator Run Mode Clock Gating Control (RCGCACMP), offset 0x63C The RCGCACMP register provides software the capability to enable and disable the analog comparator module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault.
PAGE 414
System Control Register 105: Pulse Width Modulator Run Mode Clock Gating Control (RCGCPWM), offset 0x640 The RCGCPWM register provides software the capability to enable and disable the PWM modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. Important: This register should be used to control the clocking for the PWM modules.
PAGE 415
Tiva™ TM4C129XNCZAD Microcontroller Register 106: Quadrature Encoder Interface Run Mode Clock Gating Control (RCGCQEI), offset 0x644 The RCGCQEI register provides software the capability to enable and disable the QEI modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault.
PAGE 416
System Control Register 107: EEPROM Run Mode Clock Gating Control (RCGCEEPROM), offset 0x658 The RCGCEEPROM register provides software the capability to enable and disable the EEPROM module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. EEPROM Run Mode Clock Gating Control (RCGCEEPROM) Base 0x400F.E000 Offset 0x658 Type RW, reset 0x0000.
PAGE 417
Tiva™ TM4C129XNCZAD Microcontroller Register 108: CRC and Cryptographic Modules Run Mode Clock Gating Control (RCGCCCM), offset 0x674 The RCGCCCM register provides software the capability to enable and disable the CRC and Encryption Modules ( AES, DES, and SHA/MD5) in Run mode. When enabled, the modules are provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault.
PAGE 418
System Control Register 109: LCD Controller Run Mode Clock Gating Control (RCGCLCD), offset 0x690 The RCGCLCD register provides software the capability to enable and disable the LCD Controller module in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. Important: This register should be used to control the clocking for the LCD Controller module.
PAGE 419
Tiva™ TM4C129XNCZAD Microcontroller Register 110: 1-Wire Run Mode Clock Gating Control (RCGCOWIRE), offset 0x698 The RCGCOWIRE register provides software the capability to enable and disable the 1-Wire module in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. Important: This register should be used to control the clocking for the 1-Wire module.
PAGE 420
System Control Register 111: Ethernet MAC Run Mode Clock Gating Control (RCGCEMAC), offset 0x69C The RCGCEMAC register provides software the capability to enable and disable the Ethernet MAC module in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. Important: This register should be used to control the clocking for the Ethernet Controller module.
PAGE 421
Tiva™ TM4C129XNCZAD Microcontroller Register 112: Watchdog Timer Sleep Mode Clock Gating Control (SCGCWD), offset 0x700 The SCGCWD register provides software the capability to enable and disable watchdog modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the watchdog modules. Watchdog Timer Sleep Mode Clock Gating Control (SCGCWD) Base 0x400F.
PAGE 422
System Control Register 113: 16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control (SCGCTIMER), offset 0x704 The SCGCGPT32 register provides software the capability to enable and disable 16/32-bit timer modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the timer modules. 16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control (SCGCTIMER) Base 0x400F.
PAGE 423
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 S4 RW 0 Description 16/32-Bit General-Purpose Timer 4 Sleep Mode Clock Gating Control Value Description 3 S3 RW 0 0 16/32-bit general-purpose timer module 4 is disabled in sleep mode. 1 Enable and provide a clock to 16/32-bit general-purpose timer module 4 in sleep mode.
PAGE 424
System Control Register 114: General-Purpose Input/Output Sleep Mode Clock Gating Control (SCGCGPIO), offset 0x708 The SCGCGPIO register provides software the capability to enable and disable GPIO modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the GPIO modules. General-Purpose Input/Output Sleep Mode Clock Gating Control (SCGCGPIO) Base 0x400F.
PAGE 425
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 13 S13 RW 0 Description GPIO Port P Sleep Mode Clock Gating Control Value Description 12 S12 RW 0 0 GPIO Port P is disabled in sleep mode. 1 Enable and provide a clock to GPIO Port P in sleep mode. GPIO Port N Sleep Mode Clock Gating Control Value Description 11 S11 RW 0 0 GPIO Port N is disabled in sleep mode. 1 Enable and provide a clock to GPIO Port N in sleep mode.
PAGE 426
System Control Bit/Field Name Type Reset 6 S6 RW 0 Description GPIO Port G Sleep Mode Clock Gating Control Value Description 5 S5 RW 0 0 GPIO Port G is disabled in sleep mode. 1 Enable and provide a clock to GPIO Port G in sleep mode. GPIO Port F Sleep Mode Clock Gating Control Value Description 4 S4 RW 0 0 GPIO Port F is disabled in sleep mode. 1 Enable and provide a clock to GPIO Port F in sleep mode.
PAGE 427
Tiva™ TM4C129XNCZAD Microcontroller Register 115: Micro Direct Memory Access Sleep Mode Clock Gating Control (SCGCDMA), offset 0x70C The SCGCDMA register provides software the capability to enable and disable the μDMA module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the μDMA module. Micro Direct Memory Access Sleep Mode Clock Gating Control (SCGCDMA) Base 0x400F.
PAGE 428
System Control Register 116: EPI Sleep Mode Clock Gating Control (SCGCEPI), offset 0x710 The SCGCEPI register provides software the capability to enable and disable the EPI module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the EPI module. EPI Sleep Mode Clock Gating Control (SCGCEPI) Base 0x400F.E000 Offset 0x710 Type RW, reset 0x0000.
PAGE 429
Tiva™ TM4C129XNCZAD Microcontroller Register 117: Hibernation Sleep Mode Clock Gating Control (SCGCHIB), offset 0x714 The SCGCHIB register provides software the capability to enable and disable the Hibernation module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the Hibernation module. Hibernation Sleep Mode Clock Gating Control (SCGCHIB) Base 0x400F.
PAGE 430
System Control Register 118: Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control (SCGCUART), offset 0x718 The SCGCUART register provides software the capability to enable and disable the UART modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the UART modules.
PAGE 431
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 S3 RW 0 Description UART Module 3 Sleep Mode Clock Gating Control Value Description 2 S2 RW 0 0 UART module 3 is disabled in sleep mode. 1 Enable and provide a clock to UART module 3 in sleep mode. UART Module 2 Sleep Mode Clock Gating Control Value Description 1 S1 RW 0 0 UART module 2 is disabled in sleep mode. 1 Enable and provide a clock to UART module 2 in sleep mode.
PAGE 432
System Control Register 119: Synchronous Serial Interface Sleep Mode Clock Gating Control (SCGCSSI), offset 0x71C The SCGCSSI register provides software the capability to enable and disable the SSI modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the SSI modules. Synchronous Serial Interface Sleep Mode Clock Gating Control (SCGCSSI) Base 0x400F.
PAGE 433
Tiva™ TM4C129XNCZAD Microcontroller Register 120: Inter-Integrated Circuit Sleep Mode Clock Gating Control (SCGCI2C), offset 0x720 The SCGCI2C register provides software the capability to enable and disable the I2C modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the I2C modules. Inter-Integrated Circuit Sleep Mode Clock Gating Control (SCGCI2C) Base 0x400F.
PAGE 434
System Control Bit/Field Name Type Reset 5 S5 RW 0 Description I2C Module 5 Sleep Mode Clock Gating Control Value Description 4 S4 RW 0 0 I2C module 5 is disabled in sleep mode. 1 Enable and provide a clock to I2C module 5 in sleep mode. I2C Module 4 Sleep Mode Clock Gating Control Value Description 3 S3 RW 0 0 I2C module 4 is disabled in sleep mode. 1 Enable and provide a clock to I2C module 4 in sleep mode.
PAGE 435
Tiva™ TM4C129XNCZAD Microcontroller Register 121: Universal Serial Bus Sleep Mode Clock Gating Control (SCGCUSB), offset 0x728 The SCGCUSB register provides software the capability to enable and disable the USB module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the USB module. Universal Serial Bus Sleep Mode Clock Gating Control (SCGCUSB) Base 0x400F.
PAGE 436
System Control Register 122: Ethernet PHY Sleep Mode Clock Gating Control (SCGCEPHY), offset 0x730 The SCGCEPHY register provides software the capability to enable and disable the PHY module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the PHY module. Ethernet PHY Sleep Mode Clock Gating Control (SCGCEPHY) Base 0x400F.E000 Offset 0x730 Type RW, reset 0x0000.
PAGE 437
Tiva™ TM4C129XNCZAD Microcontroller Register 123: Controller Area Network Sleep Mode Clock Gating Control (SCGCCAN), offset 0x734 The SCGCCAN register provides software the capability to enable and disable the CAN modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the CAN modules. Controller Area Network Sleep Mode Clock Gating Control (SCGCCAN) Base 0x400F.
PAGE 438
System Control Register 124: Analog-to-Digital Converter Sleep Mode Clock Gating Control (SCGCADC), offset 0x738 The SCGCADC register provides software the capability to enable and disable the ADC modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the ADC modules. Analog-to-Digital Converter Sleep Mode Clock Gating Control (SCGCADC) Base 0x400F.
PAGE 439
Tiva™ TM4C129XNCZAD Microcontroller Register 125: Analog Comparator Sleep Mode Clock Gating Control (SCGCACMP), offset 0x73C The SCGCACMP register provides software the capability to enable and disable the analog comparator module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the analog comparator module.
PAGE 440
System Control Register 126: Pulse Width Modulator Sleep Mode Clock Gating Control (SCGCPWM), offset 0x740 The SCGCPWM register provides software the capability to enable and disable the PWM modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the PWM modules. Pulse Width Modulator Sleep Mode Clock Gating Control (SCGCPWM) Base 0x400F.E000 Offset 0x740 Type RW, reset 0x0000.
PAGE 441
Tiva™ TM4C129XNCZAD Microcontroller Register 127: Quadrature Encoder Interface Sleep Mode Clock Gating Control (SCGCQEI), offset 0x744 The SCGCQEI register provides software the capability to enable and disable the QEI modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the QEI modules. Quadrature Encoder Interface Sleep Mode Clock Gating Control (SCGCQEI) Base 0x400F.
PAGE 442
System Control Register 128: EEPROM Sleep Mode Clock Gating Control (SCGCEEPROM), offset 0x758 The SCGCEEPROM register provides software the capability to enable and disable the EEPROM module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. EEPROM Sleep Mode Clock Gating Control (SCGCEEPROM) Base 0x400F.E000 Offset 0x758 Type RW, reset 0x0000.
PAGE 443
Tiva™ TM4C129XNCZAD Microcontroller Register 129: CRC and Cryptographic Modules Sleep Mode Clock Gating Control (SCGCCCM), offset 0x774 The SCGCCCM register provides software the capability to enable and disable the CRC and Encryption Control, AES, DES, and SHA/MD5 modules in sleep mode. When enabled, the modules are provided a clock . When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the CRC, AES, DES, and SHA/MD5 modules.
PAGE 444
System Control Register 130: LCD Controller Sleep Mode Clock Gating Control (SCGCLCD), offset 0x790 The SCGCLCD register provides software the capability to enable and disable the LCD Controller module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the LCD Controller module. LCD Controller Sleep Mode Clock Gating Control (SCGCLCD) Base 0x400F.
PAGE 445
Tiva™ TM4C129XNCZAD Microcontroller Register 131: 1-Wire Sleep Mode Clock Gating Control (SCGCOWIRE), offset 0x798 The SCGCOWIRE register provides software the capability to enable and disable the 1-Wire module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the 1-Wire module. 1-Wire Sleep Mode Clock Gating Control (SCGCOWIRE) Base 0x400F.
PAGE 446
System Control Register 132: Ethernet MAC Sleep Mode Clock Gating Control (SCGCEMAC), offset 0x79C The SCGCEMAC register provides software the capability to enable and disable the Ethernet MAC module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the Ethernet MAC module. Ethernet MAC Sleep Mode Clock Gating Control (SCGCEMAC) Base 0x400F.
PAGE 447
Tiva™ TM4C129XNCZAD Microcontroller Register 133: Watchdog Timer Deep-Sleep Mode Clock Gating Control (DCGCWD), offset 0x800 The DCGCWD register provides software the capability to enable and disable watchdog modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the watchdog modules. Watchdog Timer Deep-Sleep Mode Clock Gating Control (DCGCWD) Base 0x400F.
PAGE 448
System Control Register 134: 16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control (DCGCTIMER), offset 0x804 The DCGCGPT32 register provides software the capability to enable and disable 16/32-bit timer modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the timer modules.
PAGE 449
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 D4 RW 0 Description 16/32-Bit General-Purpose Timer 4 Deep-Sleep Mode Clock Gating Control Value Description 3 D3 RW 0 0 16/32-bit general-purpose timer module 4 is disabled in deep-sleep mode. 1 Enable and provide a clock to 16/32-bit general-purpose timer module 4 in deep-sleep mode.
PAGE 450
System Control Register 135: General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control (DCGCGPIO), offset 0x808 The DCGCGPIO register provides software the capability to enable and disable GPIO modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the GPIO modules. General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control (DCGCGPIO) Base 0x400F.
PAGE 451
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 13 D13 RW 0 Description GPIO Port P Deep-Sleep Mode Clock Gating Control Value Description 12 D12 RW 0 0 GPIO Port P is disabled in deep-sleep mode. 1 Enable and provide a clock to GPIO Port P in deep-sleep mode. GPIO Port N Deep-Sleep Mode Clock Gating Control Value Description 11 D11 RW 0 0 GPIO Port N is disabled in deep-sleep mode. 1 Enable and provide a clock to GPIO Port N in deep-sleep mode.
PAGE 452
System Control Bit/Field Name Type Reset 6 D6 RW 0 Description GPIO Port G Deep-Sleep Mode Clock Gating Control Value Description 5 D5 RW 0 0 GPIO Port G is disabled in deep-sleep mode. 1 Enable and provide a clock to GPIO Port G in deep-sleep mode. GPIO Port F Deep-Sleep Mode Clock Gating Control Value Description 4 D4 RW 0 0 GPIO Port F is disabled in deep-sleep mode. 1 Enable and provide a clock to GPIO Port F in deep-sleep mode.
PAGE 453
Tiva™ TM4C129XNCZAD Microcontroller Register 136: Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control (DCGCDMA), offset 0x80C The DCGCDMA register provides software the capability to enable and disable the μDMA module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the μDMA module.
PAGE 454
System Control Register 137: EPI Deep-Sleep Mode Clock Gating Control (DCGCEPI), offset 0x810 The DCGCEPI register provides software the capability to enable and disable the EPI module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the EPI module. EPI Deep-Sleep Mode Clock Gating Control (DCGCEPI) Base 0x400F.E000 Offset 0x810 Type RW, reset 0x0000.
PAGE 455
Tiva™ TM4C129XNCZAD Microcontroller Register 138: Hibernation Deep-Sleep Mode Clock Gating Control (DCGCHIB), offset 0x814 The DCGCHIB register provides software the capability to enable and disable the Hibernation module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the Hibernation module. Hibernation Deep-Sleep Mode Clock Gating Control (DCGCHIB) Base 0x400F.
PAGE 456
System Control Register 139: Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control (DCGCUART), offset 0x818 The DCGCUART register provides software the capability to enable and disable the UART modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the UART modules.
PAGE 457
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 D4 RW 0 Description UART Module 4 Deep-Sleep Mode Clock Gating Control Value Description 3 D3 RW 0 0 UART module 4 is disabled in deep-sleep mode. 1 Enable and provide a clock to UART module 4 in deep-sleep mode. UART Module 3 Deep-Sleep Mode Clock Gating Control Value Description 2 D2 RW 0 0 UART module 3 is disabled in deep-sleep mode. 1 Enable and provide a clock to UART module 3 in deep-sleep mode.
PAGE 458
System Control Register 140: Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control (DCGCSSI), offset 0x81C The DCGCSSI register provides software the capability to enable and disable the SSI modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the SSI modules. Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control (DCGCSSI) Base 0x400F.
PAGE 459
Tiva™ TM4C129XNCZAD Microcontroller Register 141: Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control (DCGCI2C), offset 0x820 The DCGCI2C register provides software the capability to enable and disable the I2C modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the I2C modules.
PAGE 460
System Control Bit/Field Name Type Reset 5 D5 RW 0 Description I2C Module 5 Deep-Sleep Mode Clock Gating Control Value Description 4 D4 RW 0 0 I2C module 5 is disabled in deep-sleep mode. 1 Enable and provide a clock to I2C module 5 in deep-sleep mode. I2C Module 4 Deep-Sleep Mode Clock Gating Control Value Description 3 D3 RW 0 0 I2C module 4 is disabled in deep-sleep mode. 1 Enable and provide a clock to I2C module 4 in deep-sleep mode.
PAGE 461
Tiva™ TM4C129XNCZAD Microcontroller Register 142: Universal Serial Bus Deep-Sleep Mode Clock Gating Control (DCGCUSB), offset 0x828 The DCGCUSB register provides software the capability to enable and disable the USB module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the USB module. Universal Serial Bus Deep-Sleep Mode Clock Gating Control (DCGCUSB) Base 0x400F.
PAGE 462
System Control Register 143: Ethernet PHY Deep-Sleep Mode Clock Gating Control (DCGCEPHY), offset 0x830 The DCGCEPHY register provides software the capability to enable and disable the PHY module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the PHY module. Ethernet PHY Deep-Sleep Mode Clock Gating Control (DCGCEPHY) Base 0x400F.E000 Offset 0x830 Type RW, reset 0x0000.
PAGE 463
Tiva™ TM4C129XNCZAD Microcontroller Register 144: Controller Area Network Deep-Sleep Mode Clock Gating Control (DCGCCAN), offset 0x834 The DCGCCAN register provides software the capability to enable and disable the CAN modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the CAN modules. Controller Area Network Deep-Sleep Mode Clock Gating Control (DCGCCAN) Base 0x400F.
PAGE 464
System Control Register 145: Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control (DCGCADC), offset 0x838 The DCGCADC register provides software the capability to enable and disable the ADC modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the ADC modules. Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control (DCGCADC) Base 0x400F.
PAGE 465
Tiva™ TM4C129XNCZAD Microcontroller Register 146: Analog Comparator Deep-Sleep Mode Clock Gating Control (DCGCACMP), offset 0x83C The DCGCACMP register provides software the capability to enable and disable the analog comparator module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the analog comparator module.
PAGE 466
System Control Register 147: Pulse Width Modulator Deep-Sleep Mode Clock Gating Control (DCGCPWM), offset 0x840 The DCGCPWM register provides software the capability to enable and disable the PWM modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the PWM modules. Pulse Width Modulator Deep-Sleep Mode Clock Gating Control (DCGCPWM) Base 0x400F.
PAGE 467
Tiva™ TM4C129XNCZAD Microcontroller Register 148: Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control (DCGCQEI), offset 0x844 The DCGCQEI register provides software the capability to enable and disable the QEI modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the QEI modules.
PAGE 468
System Control Register 149: EEPROM Deep-Sleep Mode Clock Gating Control (DCGCEEPROM), offset 0x858 The DCGCEEPROM register provides software the capability to enable and disable the EEPROM module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. EEPROM Deep-Sleep Mode Clock Gating Control (DCGCEEPROM) Base 0x400F.E000 Offset 0x858 Type RW, reset 0x0000.
PAGE 469
Tiva™ TM4C129XNCZAD Microcontroller Register 150: CRC and Cryptographic Modules Deep-Sleep Mode Clock Gating Control (DCGCCCM), offset 0x874 The DCGCCCM register provides software the capability to enable and disable the CRC, AES, DES, and SHA/MD5 modules in deep-sleep mode. When enabled, the modules are provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the CRC, AES, DES, and SHA/MD modules.
PAGE 470
System Control Register 151: LCD Controller Deep-Sleep Mode Clock Gating Control (DCGCLCD), offset 0x890 The DCGCLCD register provides software the capability to enable and disable the LCD Controller module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the LCD Controller module. LCD Controller Deep-Sleep Mode Clock Gating Control (DCGCLCD) Base 0x400F.
PAGE 471
Tiva™ TM4C129XNCZAD Microcontroller Register 152: 1-Wire Deep-Sleep Mode Clock Gating Control (DCGCOWIRE), offset 0x898 The DCGCOWIRE register provides software the capability to enable and disable the 1-Wire module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the 1-Wire module. 1-Wire Deep-Sleep Mode Clock Gating Control (DCGCOWIRE) Base 0x400F.
PAGE 472
System Control Register 153: Ethernet MAC Deep-Sleep Mode Clock Gating Control (DCGCEMAC), offset 0x89C The DCGCEMAC register provides software the capability to enable and disable the Ethernet MAC module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. Important: This register should be used to control the clocking for the Ethernet MAC module. Ethernet MAC Deep-Sleep Mode Clock Gating Control (DCGCEMAC) Base 0x400F.
PAGE 473
Tiva™ TM4C129XNCZAD Microcontroller Register 154: Watchdog Timer Power Control (PCWD), offset 0x900 Important: The Watchdog Timer modules do not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCWD register controls the power applied to the Watchdog Module module.
PAGE 474
System Control Bit/Field Name Type Reset 1 P1 RW 1 Description Watchdog Timer 1 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCWD, SCGCWD or DCGCWD register is clear. Value Description 0 Watchdog Timer 1 module is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 0 P0 RW 1 Watchdog Timer 1 module is powered, but does not receive a clock.
PAGE 475
Tiva™ TM4C129XNCZAD Microcontroller Register 155: 16/32-Bit General-Purpose Timer Power Control (PCTIMER), offset 0x904 Important: The Timer module does not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCTIMER register controls the power applied to the Timer module.
PAGE 476
System Control Bit/Field Name Type Reset Description 31:8 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7 P7 RW 1 General-Purpose Timer 7 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCTIMER, SCGCTIMER or DCGCTIMER register is clear.
PAGE 477
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 P3 RW 1 Description General-Purpose Timer 3 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCTIMER, SCGCTIMER or DCGCTIMER register is clear. Value Description 0 Timer 3 module is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state.
PAGE 478
System Control Register 156: General-Purpose Input/Output Power Control (PCGPIO), offset 0x908 Important: The GPIO modules do not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCGPIO register controls the power applied to the GPIO module.
PAGE 479
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 31:18 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 17 P17 RW 1 GPIO Port T Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCGPIO, SCGCGPIO or DCGCGPIO register is clear.
PAGE 480
System Control Bit/Field Name Type Reset 13 P13 RW 1 Description GPIO Port P Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCGPIO, SCGCGPIO or DCGCGPIO register is clear. Value Description 0 GPIO Port P is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 12 P12 RW 1 GPIO Port P is powered, but does not receive a clock.
PAGE 481
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 9 P9 RW 1 Description GPIO Port K Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCGPIO, SCGCGPIO or DCGCGPIO register is clear. Value Description 0 GPIO Port K is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 8 P8 RW 1 GPIO Port K is powered, but does not receive a clock.
PAGE 482
System Control Bit/Field Name Type Reset 5 P5 RW 1 Description GPIO Port F Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCGPIO, SCGCGPIO or DCGCGPIO register is clear. Value Description 0 GPIO Port F is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 4 P4 RW 1 GPIO Port F is powered, but does not receive a clock.
PAGE 483
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1 P1 RW 1 Description GPIO Port B Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCGPIO, SCGCGPIO or DCGCGPIO register is clear. Value Description 0 GPIO Port B is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 0 P0 RW 1 GPIO Port B is powered, but does not receive a clock.
PAGE 484
System Control Register 157: Micro Direct Memory Access Power Control (PCDMA), offset 0x90C Important: The µDMA module does not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCDMA register controls the power applied to the DMA module.
PAGE 485
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 31:1 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 P0 RW 1 μDMA Module Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCDMA, SCGCDMA or DCGCDMA register is clear.
PAGE 486
System Control Register 158: External Peripheral Interface Power Control (PCEPI), offset 0x910 Important: The EPI module does not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCEPI register controls the power applied to the EPI module.
PAGE 487
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 31:1 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 P0 RW 1 EPI Module Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCEPI, SCGCEPI or DCGCEPI register is clear.
PAGE 488
System Control Register 159: Hibernation Power Control (PCHIB), offset 0x914 Important: The Hibernation module does not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCHIB register controls the power applied to the HIB module.
PAGE 489
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 P0 RW 1 Description Hibernation Module Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCHIB, SCGCHIB or DCGCHIB register is clear. Value Description 0 The HIB module is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 The HIB module is powered, but does not receive a clock.
PAGE 490
System Control Register 160: Universal Asynchronous Receiver/Transmitter Power Control (PCUART), offset 0x918 Important: The UART module does not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCUART register controls the power applied to the UART module.
PAGE 491
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 31:8 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7 P7 RW 1 UART Module 7 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCUART, SCGCUART or DCGCUART register is clear.
PAGE 492
System Control Bit/Field Name Type Reset 3 P3 RW 1 Description UART Module 3 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCUART, SCGCUART or DCGCUART register is clear. Value Description 0 The UART module 3 is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 2 P2 RW 1 The UART module 3 is powered, but does not receive a clock.
PAGE 493
Tiva™ TM4C129XNCZAD Microcontroller Register 161: Synchronous Serial Interface Power Control (PCSSI), offset 0x91C Important: The SSI module does not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCSSI register controls the power applied to the SSI module.
PAGE 494
System Control Bit/Field Name Type Reset Description 31:4 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 3 P3 RW 1 SSI Module 3 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCSSI, SCGCSSI or DCGCSSI register is clear.
PAGE 495
Tiva™ TM4C129XNCZAD Microcontroller Register 162: Inter-Integrated Circuit Power Control (PCI2C), offset 0x920 Important: The I2C module does not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCI2C register controls the power applied to the I2C module.
PAGE 496
System Control Bit/Field Name Type Reset 9 P9 RW 1 Description I2C Module 9 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCI2C, SCGCI2C or DCGCI2C register is clear. Value Description 0 The I2C module 9 is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 8 P8 RW 1 The I2C module 9 is powered, but does not receive a clock.
PAGE 497
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 P5 RW 1 Description I2C Module 5 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCI2C, SCGCI2C or DCGCI2C register is clear. Value Description 0 The I2C module 5 is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 4 P4 RW 1 The I2C module 5 is powered, but does not receive a clock.
PAGE 498
System Control Bit/Field Name Type Reset 1 P1 RW 1 Description I2C Module 1 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCI2C, SCGCI2C or DCGCI2C register is clear. Value Description 0 The I2C module 1 is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 0 P0 RW 1 The I2C module 1 is powered, but does not receive a clock.
PAGE 499
Tiva™ TM4C129XNCZAD Microcontroller Register 163: Universal Serial Bus Power Control (PCUSB), offset 0x928 The PCUSB register controls the power applied to the USB module. The function of this bit depends on the current state of the device (Run, Sleep or Deep-Sleep mode) and value of the corresponding bits in the RCGCUSB, SCGCUSB and DCGCUSB registers.
PAGE 500
System Control Bit/Field Name Type Reset 0 P0 RW 1 Description USB Module Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCUSB, SCGCUSB or DCGCUSB register is clear. Value Description 0 The USB module is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 The USB module is powered, but does not receive a clock. In this case, the module is inactive.
PAGE 501
Tiva™ TM4C129XNCZAD Microcontroller Register 164: Ethernet PHY Power Control (PCEPHY), offset 0x930 The PCEPHY register controls the power applied to the EEPROM module. The function of this bit depends on the current state of the device (Run, Sleep or Deep-Sleep mode) and value of the corresponding bits in the RCGCEPHY, SCGCEPHY and DCGCEPHY registers.
PAGE 502
System Control Bit/Field Name Type Reset Description 31:1 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 P0 RW 0 Ethernet PHY Module Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCEPHY, SCGCEPHY or DCGCEPHY register is clear.
PAGE 503
Tiva™ TM4C129XNCZAD Microcontroller Register 165: Controller Area Network Power Control (PCCAN), offset 0x934 The PCCAN register controls the power applied to the CAN module. The function of this bit depends on the current state of the device (Run, Sleep or Deep-Sleep mode) and value of the corresponding bits in the RCGCCAN, SCGCCAN and DCGCCAN registers.
PAGE 504
System Control Bit/Field Name Type Reset 1 P1 RW 1 Description CAN Module 1 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCCAN, SCGCCAN or DCGCCAN register is clear. Value Description 0 The CAN module 1 is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 0 P0 RW 1 The CAN module 1 is powered, but does not receive a clock.
PAGE 505
Tiva™ TM4C129XNCZAD Microcontroller Register 166: Analog-to-Digital Converter Power Control (PCADC), offset 0x938 Important: The ADC module does not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCADC register controls the power applied to the ADC module.
PAGE 506
System Control Bit/Field Name Type Reset Description 31:2 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1 P1 RW 1 ADC Module 1 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCADC, SCGCADC or DCGCADC register is clear.
PAGE 507
Tiva™ TM4C129XNCZAD Microcontroller Register 167: Analog Comparator Power Control (PCACMP), offset 0x93C Important: The ACMP module does not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCACMP register controls the power applied to the ACMP module.
PAGE 508
System Control Bit/Field Name Type Reset 0 P0 RW 1 Description Analog Comparator Module 0 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCACMP, SCGCACMP or DCGCACMP register is clear. Value Description 0 The Analog Comparator module is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state.
PAGE 509
Tiva™ TM4C129XNCZAD Microcontroller Register 168: Pulse Width Modulator Power Control (PCPWM), offset 0x940 Important: The PWM module does not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCPWM register controls the power applied to the PWM module.
PAGE 510
System Control Bit/Field Name Type Reset 0 P0 RW 1 Description PWM Module 0 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCPWM, SCGCPWM or DCGCPWM register is clear. Value Description 0 The PWM module 0 is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 The PWM module 0 is powered, but does not receive a clock.
PAGE 511
Tiva™ TM4C129XNCZAD Microcontroller Register 169: Quadrature Encoder Interface Power Control (PCQEI), offset 0x944 Important: The QEI module does not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCQEI register controls the power applied to the QEI module.
PAGE 512
System Control Bit/Field Name Type Reset Description 31:1 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 P0 RW 1 QEI Module 0 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCQEI, SCGCQEI or DCGCQEI register is clear. Value Description 0 QEI module 0 is not powered and does not receive a clock.
PAGE 513
Tiva™ TM4C129XNCZAD Microcontroller Register 170: EEPROM Power Control (PCEEPROM), offset 0x958 Important: The EEPROM module does not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCEEPROM register controls the power applied to the EEPROM module.
PAGE 514
System Control Bit/Field Name Type Reset 0 P0 RW 1 Description EEPROM Module 0 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCEEPROM, SCGCEEPROM or DCGCEEPROM register is clear. Value Description 0 The EEPROM module is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 The EEPROM module is powered, but does not receive a clock.
PAGE 515
Tiva™ TM4C129XNCZAD Microcontroller Register 171: CRC and Cryptographic Modules Power Control (PCCCM), offset 0x974 The PCCCM register controls the power applied to the CRC and AES, DES, and SHA/MD5 modules. The function of this bit depends on the current state of the device (Run, Sleep or Deep-Sleep mode) and value of the corresponding bits in the RCGCCCM, SCGCCCM and DCGCCCM registers.
PAGE 516
System Control Bit/Field Name Type Reset 0 P0 RW 1 Description CRC and Cryptographic Modules Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCCCM, SCGCCCM or DCGCCCM register is clear. Value Description 0 The CRC, AES, DES, and SHA/MD5 modules are not powered and do not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state.
PAGE 517
Tiva™ TM4C129XNCZAD Microcontroller Register 172: LCD Controller Power Control (PCLCD), offset 0x990 The PCLCD register controls the power applied to the LCD module. The function of this bit depends on the current state of the device (Run, Sleep or Deep-Sleep mode) and value of the corresponding bits in the RCGCLCD, SCGCLCD and DCGCLCD registers.
PAGE 518
System Control Bit/Field Name Type Reset 0 P0 RW 1 Description LCD Controller Module 0 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCLCD, SCGCLCD or DCGCLCD register is clear. Value Description 0 LCD module 0 is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 LCD module 0 is powered, but does not receive a clock.
PAGE 519
Tiva™ TM4C129XNCZAD Microcontroller Register 173: 1-Wire Power Control (PCOWIRE), offset 0x998 Important: The 1-Wire module does not currently provide the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is defined for future software compatibility. The PCOWIRE register controls the power applied to the 1-Wire module.
PAGE 520
System Control Bit/Field Name Type Reset 0 P0 RW 1 Description 1-Wire Module 0 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCOWIRE, SCGCOWIRE or DCGCOWIRE register is clear. Value Description 0 The 1-Wire module is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 The 1-Wire module is powered, but does not receive a clock.
PAGE 521
Tiva™ TM4C129XNCZAD Microcontroller Register 174: Ethernet MAC Power Control (PCEMAC), offset 0x99C The PCEMAC register controls the power applied to the EMAC module. The function of this bit depends on the current state of the device (Run, Sleep or Deep-Sleep mode) and value of the corresponding bits in the RCGCEMAC, SCGCEMAC and DCGCEMAC registers.
PAGE 522
System Control Bit/Field Name Type Reset 0 P0 RW 1 Description Ethernet MAC Module 0 Power Control The Pn bit encodings are not applicable if the corresponding bit in the RCGCEMAC, SCGCEMAC or DCGCEMAC register is clear. Value Description 0 Ethernet MAC Module 0 is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state. 1 Ethernet MAC module 0 is powered, but does not receive a clock.
PAGE 523
Tiva™ TM4C129XNCZAD Microcontroller Register 175: Watchdog Timer Peripheral Ready (PRWD), offset 0xA00 The PRWD register indicates whether the watchdog modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCWD bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCWD bit is changed.
PAGE 524
System Control Register 176: 16/32-Bit General-Purpose Timer Peripheral Ready (PRTIMER), offset 0xA04 The PRGPT32 register indicates whether the timer modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCGPT32 bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCGPT32 bit is changed.
PAGE 525
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 R4 RO 0 Description 16/32-Bit General-Purpose Timer 4 Peripheral Ready Value Description 3 R3 RO 0 0 16/32-bit timer module 4 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence. 1 16/32-bit timer module 4 is ready for access. 16/32-Bit General-Purpose Timer 3 Peripheral Ready Value Description 2 R2 RO 0 0 16/32-bit timer module 3 is not ready for access.
PAGE 526
System Control Register 177: General-Purpose Input/Output Peripheral Ready (PRGPIO), offset 0xA08 The PRGPIO register indicates whether the GPIO modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCGPIO bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCGPIO bit is changed. A reset change is initiated if the corresponding SRGPIO bit is changed from 0 to 1.
PAGE 527
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 14 R14 RO 0 Description GPIO Port Q Peripheral Ready Value Description 13 R13 RO 0 0 GPIO Port Q is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence. 1 GPIO Port Q is ready for access. GPIO Port P Peripheral Ready Value Description 12 R12 RO 0 0 GPIO Port P is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
PAGE 528
System Control Bit/Field Name Type Reset 7 R7 RO 0 Description GPIO Port H Peripheral Ready Value Description 6 R6 RO 0 0 GPIO Port H is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence. 1 GPIO Port H is ready for access. GPIO Port G Peripheral Ready Value Description 5 R5 RO 0 0 GPIO Port G is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence. 1 GPIO Port G is ready for access.
PAGE 529
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 R0 RO 0 Description GPIO Port A Peripheral Ready Value Description 0 GPIO Port A is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence. 1 GPIO Port A is ready for access.
PAGE 530
System Control Register 178: Micro Direct Memory Access Peripheral Ready (PRDMA), offset 0xA0C The PRDMA register indicates whether the μDMA module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCDMA bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCDMA bit is changed. A reset change is initiated if the corresponding SRDMA bit is changed from 0 to 1.
PAGE 531
Tiva™ TM4C129XNCZAD Microcontroller Register 179: EPI Peripheral Ready (PREPI), offset 0xA10 The PREPI register indicates whether the EPI module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCEPI bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCEPI bit is changed. A reset change is initiated if the corresponding SREPI bit is changed from 0 to 1.
PAGE 532
System Control Register 180: Hibernation Peripheral Ready (PRHIB), offset 0xA14 The PRHIB register indicates whether the Hibernation module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCHIB bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCHIB bit is changed. A reset change is initiated if the corresponding SRHIB bit is changed from 0 to 1.
PAGE 533
Tiva™ TM4C129XNCZAD Microcontroller Register 181: Universal Asynchronous Receiver/Transmitter Peripheral Ready (PRUART), offset 0xA18 The PRUART register indicates whether the UART modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCUART bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCUART bit is changed.
PAGE 534
System Control Bit/Field Name Type Reset 4 R4 RO 0 Description UART Module 4 Peripheral Ready Value Description 3 R3 RO 0 0 UART module 4 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence. 1 UART module 4 is ready for access. UART Module 3 Peripheral Ready Value Description 2 R2 RO 0 0 UART module 3 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
PAGE 535
Tiva™ TM4C129XNCZAD Microcontroller Register 182: Synchronous Serial Interface Peripheral Ready (PRSSI), offset 0xA1C The PRSSI register indicates whether the SSI modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCSSI bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCSSI bit is changed.
PAGE 536
System Control Bit/Field Name Type Reset 0 R0 RO 0 Description SSI Module 0 Peripheral Ready Value Description 0 SSI module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence. 1 SSI module 0 is ready for access.
PAGE 537
Tiva™ TM4C129XNCZAD Microcontroller Register 183: Inter-Integrated Circuit Peripheral Ready (PRI2C), offset 0xA20 The PRI2C register indicates whether the I2C modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCI2C bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCI2C bit is changed.
PAGE 538
System Control Bit/Field Name Type Reset 6 R6 RO 0 Description I2C Module 6 Peripheral Ready Value Description 5 R5 RO 0 0 I2C module 6 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence. 1 I2C module 6 is ready for access. I2C Module 5 Peripheral Ready Value Description 4 R4 RO 0 0 I2C module 5 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence. 1 I2C module 5 is ready for access.
PAGE 539
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 R0 RO 0 Description I2C Module 0 Peripheral Ready Value Description 0 I2C module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence. 1 I2C module 0 is ready for access.
PAGE 540
System Control Register 184: Universal Serial Bus Peripheral Ready (PRUSB), offset 0xA28 The PRUSB register indicates whether the USB module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCUSB bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCUSB bit is changed. A reset change is initiated if the corresponding SRUSB bit is changed from 0 to 1.
PAGE 541
Tiva™ TM4C129XNCZAD Microcontroller Register 185: Ethernet PHY Peripheral Ready (PREPHY), offset 0xA30 The PREPHY register indicates whether the Ethernet PHY module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCEPHY bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCEPHY bit is changed.
PAGE 542
System Control Register 186: Controller Area Network Peripheral Ready (PRCAN), offset 0xA34 The PRCAN register indicates whether the CAN modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCCAN bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCCAN bit is changed. A reset change is initiated if the corresponding SRCAN bit is changed from 0 to 1.
PAGE 543
Tiva™ TM4C129XNCZAD Microcontroller Register 187: Analog-to-Digital Converter Peripheral Ready (PRADC), offset 0xA38 The PRADC register indicates whether the ADC modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCADC bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCADC bit is changed.
PAGE 544
System Control Register 188: Analog Comparator Peripheral Ready (PRACMP), offset 0xA3C The PRACMP register indicates whether the analog comparator module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCACMP bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCACMP bit is changed. A reset change is initiated if the corresponding SRACMP bit is changed from 0 to 1.
PAGE 545
Tiva™ TM4C129XNCZAD Microcontroller Register 189: Pulse Width Modulator Peripheral Ready (PRPWM), offset 0xA40 The PRPWM register indicates whether the PWM modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCPWM bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCPWM bit is changed.
PAGE 546
System Control Register 190: Quadrature Encoder Interface Peripheral Ready (PRQEI), offset 0xA44 The PRQEI register indicates whether the QEI modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCQEI bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCQEI bit is changed. A reset change is initiated if the corresponding SRQEI bit is changed from 0 to 1.
PAGE 547
Tiva™ TM4C129XNCZAD Microcontroller Register 191: EEPROM Peripheral Ready (PREEPROM), offset 0xA58 The PREEPROM register indicates whether the EEPROM module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCEEPROM bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCEEPROM bit is changed.
PAGE 548
System Control Register 192: CRC and Cryptographic Modules Peripheral Ready (PRCCM), offset 0xA74 The PRCCM register indicates whether the CRC and Cryptographic Modules( AES, DES, and SHA/MD5) are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCCCM bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCCCM bit is changed.
PAGE 549
Tiva™ TM4C129XNCZAD Microcontroller Register 193: LCD Controller Peripheral Ready (PRLCD), offset 0xA90 The PRLCD register indicates whether the LCD Controller modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCLCD bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCLCD bit is changed.
PAGE 550
System Control Register 194: 1-Wire Peripheral Ready (PROWIRE), offset 0xA98 The PROWIRE register indicates whether the 1-Wire modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCOWIRE bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCOWIRE bit is changed. A reset change is initiated if the corresponding SROWIRE bit is changed from 0 to 1.
PAGE 551
Tiva™ TM4C129XNCZAD Microcontroller Register 195: Ethernet MAC Peripheral Ready (PREMAC), offset 0xA9C The PREMAC register indicates whether the Ethernet Mocule module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCEMAC bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCEMAC bit is changed.
PAGE 552
System Control Register 196: Cryptographic Modules Clock Gating Request (CCMCGREQ), offset 0x204 The Cryptographic Modules Clock Gating Request (CCMCGREQ) register is written to enable or disable clock gating in the AES, DES, and SHA/MD5 Module. Cryptographic Modules Clock Gating Request (CCMCGREQ) Base 0x400F.E000 Offset 0x204 Type RW, reset 0x0000.
PAGE 553
Tiva™ TM4C129XNCZAD Microcontroller 6 Processor Support and Exception Module This module is an AHB peripheral that handles system-level Cortex-M4 FPU exceptions. For functions with registers mapped into this aperture, if the function is not available on a device, then all writes to the associated registers are ignored and reads return zeros. 6.1 Functional Description The System Exception module provides control and status of the system-level interrupts.
PAGE 554
Processor Support and Exception Module Register 1: System Exception Raw Interrupt Status (SYSEXCRIS), offset 0x000 The SYSEXCRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect. System Exception Raw Interrupt Status (SYSEXCRIS) Base 0x400F.9000 Offset 0x000 Type RO, reset 0x0000.
PAGE 555
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 2 FPIOCRIS RO 0 Description Floating-Point Invalid Operation Raw Interrupt Status Value Description 0 No interrupt 1 A floating-point invalid operation exception has occurred. This bit is cleared by writing a 1 to the IOCIC bit in the SYSEXCIC register. 1 FPDZCRIS RO 0 Floating-Point Divide By 0 Exception Raw Interrupt Status Value Description 0 No interrupt 1 A floating-point divide by 0 exception has occurred.
PAGE 556
Processor Support and Exception Module Register 2: System Exception Interrupt Mask (SYSEXCIM), offset 0x004 The SYSEXCIM register is the interrupt mask set/clear register. On a read, this register gives the current value of the mask on the relevant interrupt. Setting a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Clearing a bit prevents the raw interrupt signal from being sent to the interrupt controller. System Exception Interrupt Mask (SYSEXCIM) Base 0x400F.
PAGE 557
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 2 FPIOCIM RW 0 Description Floating-Point Invalid Operation Interrupt Mask Value Description 1 FPDZCIM RW 0 0 The FPIOCRIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the FPIOCRIS bit in the SYSEXCRIS register is set.
PAGE 558
Processor Support and Exception Module Register 3: System Exception Masked Interrupt Status (SYSEXCMIS), offset 0x008 The SYSEXCMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect. System Exception Masked Interrupt Status (SYSEXCMIS) Base 0x400F.9000 Offset 0x008 Type RO, reset 0x0000.
PAGE 559
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 2 FPIOCMIS RO 0 Description Floating-Point Invalid Operation Masked Interrupt Status Value Description 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to an invalid operation. This bit is cleared by writing a 1 to the FPIOCIC bit in the SYSEXCIC register.
PAGE 560
Processor Support and Exception Module Register 4: System Exception Interrupt Clear (SYSEXCIC), offset 0x00C The SYSEXCIC register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect. System Exception Interrupt Clear (SYSEXCIC) Base 0x400F.9000 Offset 0x00C Type W1C, reset 0x0000.
PAGE 561
Tiva™ TM4C129XNCZAD Microcontroller 7 Hibernation Module The Hibernation Module manages removal and restoration of power to provide a means for reducing system power consumption. When the processor and peripherals are idle, power can be completely removed with only the Hibernation module remaining powered. Power can be restored based on an external signal or at a certain time using the built-in Real-Time Clock (RTC).
PAGE 562
Hibernation Module – Hibernation clock input failure detect with a switch to the internal oscillator on detection ■ RTC operational and hibernation memory valid as long as VDD or VBAT is valid ■ Low-battery detection, signaling, and interrupt generation, with optional wake on low battery ■ GPIO pin state can be retained during hibernation ■ Clock source from an internal low frequency oscillator (HIB LFIOSC) or a 32.
PAGE 563
Tiva™ TM4C129XNCZAD Microcontroller 7.1 Block Diagram Figure 7-1. Hibernation Module Block Diagram Alternate Clock for LPC Clock Source for System Clock To GPIO Module HIBCTL.CLK32EN & HIBCTL.OSCSEL HIBCC. ALTCLK1EN Low Frequency Oscillator XOSC0 32.786 kHz Oscillator I/O Config. HIBCC. SYSCLKEN HIBIO Interrupts HIBIM HIBRIS HIBMIS HIBIC Pre-Divider XOSC1 HIBRTCT HIBCTL.CLK32EN & HIBCTL.
PAGE 564
Hibernation Module Note: In addition to the Hibernation signals that are part of the Hibernation Module, GPIO pins K[7:4] can be configured as external wake sources. Refer to “Waking from Hibernate” on page 576 for more information. Note: Port pins PM[7:4] operate as Fast GPIO pads but support only 2-, 4-, 6-, and 8-mA drive capability. 10- and 12-mA drive are not supported. All standard GPIO register controls, except for the GPIODR12R register, apply to these port pins.
PAGE 565
Tiva™ TM4C129XNCZAD Microcontroller clock (RTC) when the system clock is powered down.
PAGE 566
Hibernation Module Table 7-2. HIB Clock Source Configurations HIB Clock Source CLK32EN OSCSEL OSCBYP 32.768 kHz Oscillator 1 0 0 External 32.768-kHz Clock Source 1 0 1 1 1 0 a Low-frequency internal oscillator (HIB LFIOSC) a. The frequency can have wide variations; refer to “Hibernation Clock Source Specifications” on page 2117 for more details. To use an external crystal, a 32.768-kHz crystal is connected to the XOSC0 and XOSC1 pins. Alternatively, a 32.
PAGE 567
Tiva™ TM4C129XNCZAD Microcontroller Figure 7-2. Using a Crystal as the Hibernation Clock Source with a Single Battery Source Tiva™ Microcontroller Regulator or Switch Input Voltage IN OUT VDD EN XOSC0 X1 XOSC1 C1 C2 GNDX HIB RBAT WAKE Open drain external wake up circuit Note: VBAT 3V Battery CBAT GND RPU Some devices may not supply the GNDX signal. See “Signal Tables” on page 2034 for pins specific to your device. X1 = Crystal frequency is fXOSC_XTAL.
PAGE 568
Hibernation Module 7.3.2.1 Hibernate Clock Output RTCOSC The clock source that is configured as the HIB clock has the option of becoming an internal output, RTCOSC, and being selected as the clock source for the system clock. To enable RTCOSC as a system clock source, the SYSCLKEN bit must be set in the Hibernate Clock Control (HIBCC) register. 7.3.
PAGE 569
Tiva™ TM4C129XNCZAD Microcontroller 7.3.4 Battery Management Important: System-level factors may affect the accuracy of the low-battery detect circuit. The designer should consider battery type, discharge characteristics, and a test load during battery voltage measurements. The Hibernation module can be independently powered by a battery or an auxiliary power source using the VBAT pin. The module can monitor the voltage level of the battery and detect when the voltage drops below VLOWBAT.
PAGE 570
Hibernation Module If the RTC is enabled, only a cold POR, where both VBAT and VDD are removed, resets the RTC registers. If any other reset occurs while the RTC is enabled, such as an external RST assertion or BOR reset, the RTC is not reset. The RTC registers can be reset under any type of system reset as long as the RTC, external wake pins and tamper pins are not enabled. A buffered version of the 32.
PAGE 571
Tiva™ TM4C129XNCZAD Microcontroller When reading the Hibernation Calendar n (HIBCALn) registers, the status of the VALID bit in the HIBCAL0/1 register must be checked to ensure the registers are in sync before reading.
PAGE 572
Hibernation Module Figure 7-5. Counter Behavior with a TRIM Value of 0x8002 RTCCLK RTCC[6:0] RTCSSC 0x00 0x01 0x7FFD 0x7FFE 0x7FFF 0x7FFD 0x7FFE 0x7FFF 0x02 0x0 0x7FFE 0x7FFF 0x0 0x1 In the case of a trim value below 0x7FFF, the RTCSSC value is advanced from 0x7FFF to the trim value while the RTCC value is incremented from 0x0 to 0x1. If the match value is within that range, the match interrupt is not triggered.
PAGE 573
Tiva™ TM4C129XNCZAD Microcontroller 7.3.6.2 Functional Description The Tamper module provides mechanisms to detect, respond, and log system tamper events. A tamper event is detected by state transitions on up to four GPIOs. The module may respond to a tamper event by clearing all or part of the hibernate module memory, generating a tamper event signal to the System Control module. The event will also be logged with a RTC time stamp to allow for tamper investigation.
PAGE 574
Hibernation Module ■ Tamper Register Status The tamper status is indicated by the STATE bit field of the HIB Tamper Status (HIBTPSTAT) register. The register bits are reset to 0x0 on cold POR. When the tamper I/O is enabled/configured, the STATE field shows 0x1. The STATE field is set to 0x2 when a tamper event is detected. The software may reset the trigger source and the STATE field by writing to the TPCLR bit in the HIBTPCTL register.
PAGE 575
Tiva™ TM4C129XNCZAD Microcontroller Tamper I/O Control Up to four tamper I/Os are available. These signals are individually enabled and the detection level can be configured per pin. Enabling the tamper IO will override all settings made in the GPIO module. Each tamper IO has a weak pull-up. Tamper Clocking The Hibernate clock is the clock source for the Tamper module. When an external oscillator is used and tamper is enabled, the external oscillator is monitored by the Tamper module.
PAGE 576
Hibernation Module 7.3.9 Power Control Using VDD3ON Mode The Hibernation module may also be configured to cut power to all internal modules during Hibernate mode. While in this state, if VDD3ON is set in the HIBCTL register, all pins are held in the state they were in prior to entering hibernation. For example, inputs remain inputs; outputs driven high remain driven high, and so on.
PAGE 577
Tiva™ TM4C129XNCZAD Microcontroller To use the RST pin as a wake source, the WURSTEN bit must be set in the Hibernate I/O Configuration (HIBIO) register and the WUUNLK bit must be set in the same register. To enable any of the assigned GPIO pins as a wake source, the WUUNLK bit must be set in the HIBIO register and the wake configuration must be programmed through the GPIOWAKEPEN and GPIOWAKELVL registers in the GPIO module.
PAGE 578
Hibernation Module If VDD is arbitrarily removed while a Flash memory or HIBDATA register write operation is in progress, the write operation must be retried after VDD is reapplied. 7.3.
PAGE 579
Tiva™ TM4C129XNCZAD Microcontroller If a 32.768-kHz single-ended oscillator is used as the Hibernation module clock source, then perform the following steps: 1. Write 0x0000.0010 to the HIBIM register to enable the WC interrupt. 2. Write 0x0001.0040 to the HIBCTL register at offset 0x10 to enable the oscillator input and bypass the on-chip oscillator. 3. Wait until the WC interrupt in the HIBMIS register has been triggered before performing any other operations with the Hibernation module.
PAGE 580
Hibernation Module 4. Write any data to be retained during hibernation to the HIBDATA register at offsets 0x030-0x06F. 5. Set the RTC Match Wake-Up and start the hibernation sequence by writing 0x0000.004B to the HIBCTL register at offset 0x010. 7.4.4 External Wake-Up from Hibernation Use the following steps to implement the Hibernation module with the external WAKE pin as the wake-up source for the microcontroller: 1. Write 0x0000.0040 to the HIBCTL register at offset 0x010 to enable 32.
PAGE 581
Tiva™ TM4C129XNCZAD Microcontroller 6. The hibernation sequence may be initiated by writing 0x4000.0152 to the HIBCTL register. Note for Port M external wake, the user must enable VDD3ON mode and set the RETCLR bit in the HIBCTL register. 7.4.5 RTC or External Wake-Up from Hibernation 1. Write 0x0000.0040 to the HIBCTL register at offset 0x010 to enable 32.768-kHz Hibernation oscillator. 2.
PAGE 582
Hibernation Module are accessed. In addition, the CLK32EN bit in the HIBCTL register must be set before accessing any other Hibernation module register. Note: Except for the HIBIO and a portion of the HIBIC register, all other Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed.
PAGE 583
Tiva™ TM4C129XNCZAD Microcontroller Table 7-3. Hibernation Module Register Map (continued) Offset Name Type Reset 0x02C HIBIO RW 0x8000.0000 0x0300x06F HIBDATA RW - 0x300 HIBCALCTL RW 0x310 HIBCAL0 0x314 Description See page Hibernation IO Configuration 602 Hibernation Data 604 0x0000.0000 Hibernation Calendar Control 605 RO 0x0000.0000 Hibernation Calendar 0 606 HIBCAL1 RO 0x0000.0000 Hibernation Calendar 1 608 0x320 HIBCALLD0 WO 0x0000.
PAGE 584
Hibernation Module Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000 This register is the current 32-bit value of the RTC counter. The RTC counter consists of a 32-bit seconds counter and a 15-bit sub seconds counter. The RTC counters are reset by the Hibernation module reset. The RTC 32-bit seconds counter can be set by the user using the HIBRTCLD register. When the 32-bit seconds counter is set, the 15-bit sub second counter is cleared.
PAGE 585
Tiva™ TM4C129XNCZAD Microcontroller Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004 This register is the 32-bit seconds match register for the RTC counter. The 15-bit sub second match value is stored in the reading the RTCSSC field in the HIBRTCSS register and can be used in conjunction with this register for a more precise time match.
PAGE 586
Hibernation Module Register 3: Hibernation RTC Load (HIBRTCLD), offset 0x00C This register is used to load a 32-bit value loaded into the RTC counter. The load occurs immediately upon this register being written. When this register is written, the 15-bit sub seconds counter is also cleared. Note: This register is protected from errant code by using the HIBLOCK register. This register is write-only; any reads to this register read back as zeros.
PAGE 587
Tiva™ TM4C129XNCZAD Microcontroller Register 4: Hibernation Control (HIBCTL), offset 0x010 This register is the control register for the Hibernation module. This register must be written last before a hibernate event is issued. Writes to other registers after the HIBREQ bit is set are not guaranteed to complete before hibernation is entered. Note: Writes to this register have special timing requirements.
PAGE 588
Hibernation Module Bit/Field Name Type Reset 30 RETCLR RW 0 Description GPIO Retention/Clear This bit is used when the VDD3ON bit is set.This bit is must be set when entering the hibernate state when the VDD3ON bit is set. This does not affect behavior when VDD3ON is clear. Note: This bit must be set when enabling VDD3ON mode. Value Description 0 GPIO retention is released when power is reapplied. The GPIOs are initialized to default values. 1 GPIO retention set until software clears this bit.
PAGE 589
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 15 reserved RO 0 14:13 VBATSEL RW 0x1 Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. Select for Low-Battery Comparator This field selects the battery level that is used when checking the battery status.
PAGE 590
Hibernation Module Bit/Field Name Type Reset 8 VDD3ON RW 0 Description VDD Powered Value Description 0 The internal switches are not used. The HIB signal should be used to control an external switch or regulator. 1 The internal switches control the power to the on-chip modules (VDD3ON mode). Regardless of the status of the VDD3ON bit, the HIB signal is asserted during Hibernate mode. Thus, when VDD3ON is set, the HIB signal should not be connected to the 3.3V regulator, and the 3.
PAGE 591
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 RTCWEN RW 0 Description RTC Wake-up Enable Value Description 0 An RTC match event has no effect on hibernation. 1 An RTC match event (the value the HIBRTCC register matches the value of the HIBRTCM0 register and the value of the RTCSSC field matches the RTCSSM field in the HIBRTCSS register) takes the microcontroller out of hibernation. 2 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 592
Hibernation Module Register 5: Hibernation Interrupt Mask (HIBIM), offset 0x014 This register is the interrupt mask register for the Hibernation module interrupt sources. Each bit in this register masks the corresponding bit in the Hibernation Raw Interrupt Status (HIBRIS) register. If a bit is unmasked, the interrupt is sent to the interrupt controller. If the bit is masked, the interrupt is not sent to the interrupt controller.
PAGE 593
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 PADIOWK RW 0 Description Pad I/O Wake-Up Interrupt Mask Value Description 4 WC RW 0 0 The PADIOWK interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the PADIOWK bit in the HIBRIS register is set. External Write Complete/Capable Interrupt Mask Value Description 3 EXTW RW 0 0 The WC interrupt is suppressed and not sent to the interrupt controller.
PAGE 594
Hibernation Module Register 6: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 This register is the raw interrupt status for the Hibernation module interrupt sources. Each bit can be masked by clearing the corresponding bit in the HIBIM register. When a bit is masked, the interrupt is not sent to the interrupt controller. Bits in this register are cleared by writing a 1 to the corresponding bit in the Hibernation Interrupt Clear (HIBIC) register or by entering hibernation.
PAGE 595
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 WC RO 0 Description Write Complete/Capable Raw Interrupt Status Value Description 0 The WRC bit in the HIBCTL has not been set. 1 The WRC bit in the HIBCTL has been set. This bit is cleared by writing a 1 to the WC bit in the HIBIC register. 3 EXTW RO 0 External Wake-Up Raw Interrupt Status Note that the WAKE signal source must be cleared by the application after the interrupt has been registered.
PAGE 596
Hibernation Module Register 7: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C This register is the masked interrupt status for the Hibernation module interrupt sources. Bits in this register are the AND of the corresponding bits in the HIBRIS and HIBIM registers. When both corresponding bits are set, the bit in this register is set, and the interrupt is sent to the interrupt controller. Hibernation Masked Interrupt Status (HIBMIS) Base 0x400F.C000 Offset 0x01C Type RO, reset 0x0000.
PAGE 597
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 WC RO 0 Description Write Complete/Capable Masked Interrupt Status Value Description 0 The WRC bit has not been set or the interrupt is masked. 1 An unmasked interrupt was signaled due to the WRC bit being set. This bit is cleared by writing a 1 to the WC bit in the HIBIC register. 3 EXTW RO 0 External Wake-Up Masked Interrupt Status Value Description 0 An external wake-up interrupt has not occurred or is masked.
PAGE 598
Hibernation Module Register 8: Hibernation Interrupt Clear (HIBIC), offset 0x020 This register is the interrupt write-one-to-clear register for the Hibernation module interrupt sources. Writing a 1 to a bit clears the corresponding interrupt in the HIBRIS register. Note: Writes to the RSTWK, PADIOWK and WC bits of this register are immediate and the status may be read from the HIBRIS and HIBMIS registers without monitoring the WRC bit of the HIBCTL register.
PAGE 599
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 2 LOWBAT RW1C 0 Description Low Battery Voltage Interrupt Clear Writing a 1 to this bit clears the LOWBAT bit in the HIBRIS and HIBMIS registers. Reads return the raw interrupt status. 1 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 600
Hibernation Module Register 9: Hibernation RTC Trim (HIBRTCT), offset 0x024 This register contains the value that is used to trim the RTC clock predivider. It represents the computed underflow value that is used during the trim cycle. It is represented as 0x7FFF ± N clock cycles, where N is the number of clock cycles to add or subtract every 64 seconds in RTC mode or 60 seconds in calendar mode.
PAGE 601
Tiva™ TM4C129XNCZAD Microcontroller Register 10: Hibernation RTC Sub Seconds (HIBRTCSS), offset 0x028 This register contains the RTC sub seconds counter and match values. The RTC value can be read by first reading the HIBRTCC register, reading the RTCSSC field in the HIBRTCSS register, and then rereading the HIBRTCC register. If the two values for HIBRTCC are equal, the read is valid.
PAGE 602
Hibernation Module Register 11: Hibernation IO Configuration (HIBIO), offset 0x02C This register is used to lock and unlock the external wake pin levels and enable the external RST pin and/or GPIO pins, Port K[7:4], as valid external WAKE sources. Note: This register is in the system clock domain and does not require monitoring the WRC bit of the HIBCTL register before issuing a read or write of this register. Writes to this register are immediate.
PAGE 603
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 WUUNLK RW 0 Description I/O Wake Pad Configuration Enable Value Description 0 The I/O WAKE configuration set by the WURSTEN bit or in the GPIO module registers GPIOWAKEPEN and GPIOWAKELVL is ignored. 1 Implement the I/O WAKE configuration, level and enables for the external RST pin and/or GPIO wake-enabled pins. Note: This bit must be cleared before issuing a hibernate request by setting the HIBREQ bit in the HIBCTL register.
PAGE 604
Hibernation Module Register 12: Hibernation Data (HIBDATA), offset 0x030-0x06F This address space is implemented as a 16x32-bit memory (64 bytes). It can be loaded by the system processor in order to store state information and retains its state during a power cut operation as long as a battery is present. HIBDATA registers 0x050 to 0x064 (upper eight words) may only be accessed using the processor privileged mode (default).
PAGE 605
Tiva™ TM4C129XNCZAD Microcontroller Register 13: Hibernation Calendar Control (HIBCALCTL), offset 0x300 The Hibernate calendar is enabled by setting the CALEN bit in the HIBCALCTL register. If the BCD bit is set, the fields are reported in BCD format. Hibernation Calendar Control (HIBCALCTL) Base 0x400F.C000 Offset 0x300 Type RW, reset 0x0000.
PAGE 606
Hibernation Module Register 14: Hibernation Calendar 0 (HIBCAL0), offset 0x310 The Hibernation Calendar 0 (HIBCAL0) register is used when the CALEN bit is set in the HIBCALCTL register. Hibernation Calendar 0 (HIBCAL0) Base 0x400F.C000 Offset 0x310 Type RO, reset 0x0000.
PAGE 607
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 13:8 MIN RO 0 Description Minutes This field holds the minute information in hexadecimal. Bits 13:8 correspond to hex values from 0x0 to 0x3b (0 to 59 minutes). 7:6 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 608
Hibernation Module Register 15: Hibernation Calendar 1 (HIBCAL1), offset 0x314 The Hibernation Calendar 1 (HIBCAL1) register is used when the CALEN bit is set in the HIBCALCTL register. Hibernation Calendar 1 (HIBCAL1) Base 0x400F.C000 Offset 0x314 Type RO, reset 0x0000.
PAGE 609
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4:0 DOM RO 0 Description Day of Month This field holds the day of the month value in hexadecimal. Bits 4:0 correspond to hex values from 0x1 to 1F (1 to 31 days). The value 0 is used to show an ignore match.
PAGE 610
Hibernation Module Register 16: Hibernation Calendar Load 0 (HIBCALLD0), offset 0x320 The Hibernation Calendar Load (HIBCALLD0) register is used when the CALEN bit is set in the HIBCALCTL register. Note: This register is write-only; any reads to this register read back as zeros. Errant writes to the HIBCALLD0/1 registers are protected by the Hibernate HIBLOCK register. Hibernation Calendar Load 0 (HIBCALLD0) Base 0x400F.C000 Offset 0x320 Type WO, reset 0x0000.
PAGE 611
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5:0 SEC WO 0 Description Seconds This field holds the seconds value in hexadecimal. Bits 5:0 correspond to hex values from 0x0 to 0x3B (0 to 59 seconds).
PAGE 612
Hibernation Module Register 17: Hibernation Calendar Load (HIBCALLD1), offset 0x324 The Hibernation Calendar Load 1 (HIBCALLD1) register is used when the CALEN bit is set in the HIBCALCTL register. Note: This register is write-only; any reads to this register read back as zeros. Errant writes to the HIBCALLD0/1 registers are protected by the Hibernate HIBLOCK register. Hibernation Calendar Load (HIBCALLD1) Base 0x400F.C000 Offset 0x324 Type WO, reset 0x0000.
PAGE 613
Tiva™ TM4C129XNCZAD Microcontroller Register 18: Hibernation Calendar Match 0 (HIBCALM0), offset 0x330 The Hibernation Calendar Match 0 (HIBCALM0) register is used when the CALEN bit is set in the HIBCALCTL register. This register is loaded with desired match values for calendar mode. Once the HIBCAL0/1 register values equal the HIBCALM0/1 register values, the RTCALT0 bit is set in the HIBRIS register. Note: The day of week, month and year are not included in the match functionality.
PAGE 614
Hibernation Module Bit/Field Name Type Reset 5:0 SEC RW 0 Description Seconds This field holds the match value for seconds. The value is represented in hexadecimal. Bits 5:0 correspond to hex values from 0x0 to 0x3b (0 to 59 seconds). To ignore the hours match, write this field to all 1s.
PAGE 615
Tiva™ TM4C129XNCZAD Microcontroller Register 19: Hibernation Calendar Match 1 (HIBCALM1), offset 0x334 The Hibernation Calendar Match 1 (HIBCALM1) register is used when the CALEN bit is set in the HIBCALCTL register. This register is loaded with desired match values for calendar mode. Once the HIBCAL0/1 register values equal the HIBCALM0/1 register values, the RTCALT0 bit is set in the HIBRIS register. Note: The day of week, month and year are not included in the match functionality.
PAGE 616
Hibernation Module Register 20: Hibernation Lock (HIBLOCK), offset 0x360 Writing 0xA335.9554 to the HIBLOCK register enables write access to the HIBRTCLD, HIBCALLD0, HIBCALLD1 and Tamper registers. Writing any other value to the HIBLOCK register re-enables the locked state for register writes to all the other registers. Reading the HIBLOCK register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the HIBLOCK register returns 0x0000.
PAGE 617
Tiva™ TM4C129XNCZAD Microcontroller Register 21: HIB Tamper Control (HIBTPCTL), offset 0x400 The Tamper Control (HIBTPCTL) register provides control of the module. Note: Except for the HIBIO and a portion of the HIBIC register, all other Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed.
PAGE 618
Hibernation Module Bit/Field Name Type Reset Description 7:5 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 4 TPCLR W1C 0 Tamper Event Clear Writing a 1 to this bit clears the tamper event. The status of the clear is reflected in the STATE bit field. 3:1 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 619
Tiva™ TM4C129XNCZAD Microcontroller Register 22: HIB Tamper Status (HIBTPSTAT), offset 0x404 The HIB Tamper Status (HIBTPCTL) register provides status of the module. Note: Except for the HIBIO and a portion of the HIBIC register, all other Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed.
PAGE 620
Hibernation Module Bit/Field Name Type Reset 0 XOSCFAIL RW1C 0 Description External Oscillator Failure Write a 1 to this bit to clear it. Value Description 0 External oscillator is valid.
PAGE 621
Tiva™ TM4C129XNCZAD Microcontroller Register 23: HIB Tamper I/O Control (HIBTPIO), offset 0x410 The HIB Tamper I/O Control (HIBTPIO) register provides control of the Tamper I/O. Note: Except for the HIBIO and a portion of the HIBIC register, all other Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed.
PAGE 622
Hibernation Module Bit/Field Name Type Reset 25 LEV3 RW 0 Description TMPR3 Trigger Level Value Description 24 EN3 RW 0 0 Trigger on level low 1 Trigger on level high TMPR3 Enable Value Description 0 Detect disabled 1 Detect enabled 23:20 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 623
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 11 GFLTR1 RW 0 Description TMPR1 Glitch Filtering Value Description 10 PUEN1 RW 0 0 A trigger match level is ignored until the TMPR1 signal is stable for two hibernate clocks. 1 A trigger match level is ignored until the TMPR1 signal is stable for 3,071 Hibernate Clocks (93.7ms using 32.768 kHz).
PAGE 624
Hibernation Module Bit/Field Name Type Reset 1 LEV0 RW 0 Description TMPR0 Trigger Level Value Description 0 EN0 RW 0 0 Trigger on level low 1 Trigger on level high TMPR0 Enable Value Description 0 Detect disabled 1 Detect enabled 624 December 13, 2013 Texas Instruments-Advance Information
PAGE 625
Tiva™ TM4C129XNCZAD Microcontroller Register 24: HIB Tamper Log 0 (HIBTPLOG0), offset 0x4E0 Register 25: HIB Tamper Log 2 (HIBTPLOG2), offset 0x4E8 Register 26: HIB Tamper Log 4 (HIBTPLOG4), offset 0x4F0 Register 27: HIB Tamper Log 6 (HIBTPLOG6), offset 0x4F8 The HIB Tamper Log (HIBTPLOG) even registers capture the time information during a tamper event. Up to four tamper logs can be stored. The HIBTPLOG registers are cleared when the TPCLR bit is written in the HIBTPCTL register.
PAGE 626
Hibernation Module Register 28: HIB Tamper Log 1 (HIBTPLOG1), offset 0x4E4 Register 29: HIB Tamper Log 3 (HIBTPLOG3), offset 0x4EC Register 30: HIB Tamper Log 5 (HIBTPLOG5), offset 0x4F4 Register 31: HIB Tamper Log 7 (HIBTPLOG7), offset 0x4FC The HIB Tamper Log (HIBTPLOGn) odd registers capture the trigger information during a tamper event. Up to four tamper logs can be stored. The HIBTPLOG registers are cleared when the TPCLR bit is set to 1 in the HIBTPCTL register.
PAGE 627
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1 TRIG1 RO 0 Description Status of TMPR[1] Trigger Value Description 0 TRIG0 RO 0 0 Default 1 A tamper event has been detected on TMPR[1] Status of TMPR[0] Trigger Value Description 0 Default 1 A tamper event has been detected on TMPR[0] December 13, 2013 627 Texas Instruments-Advance Information
PAGE 628
Hibernation Module Register 32: Hibernation Peripheral Properties (HIBPP) , offset 0xFC0 This register describes the features available within the Hibernation Module. Hibernation Peripheral Properties (HIBPP) Base 0x400F.C000 Offset 0xFC0 Type RO, reset 0x0000.
PAGE 629
Tiva™ TM4C129XNCZAD Microcontroller Register 33: Hibernation Clock Control (HIBCC), offset 0xFC8 This register enables alternate clock sources. Note: This register is in the system clock domain. Writes to this register do not require waiting for the WRC bit of the HIBCTL register to be set. Hibernation Clock Control (HIBCC) Base 0x400F.C000 Offset 0xFC8 Type RW, reset 0x0000.
PAGE 630
Internal Memory 8 Internal Memory The TM4C129XNCZAD microcontroller comes with 256 KB of bit-banded SRAM, internal ROM, 1024 KB of Flash memory, and 6KB of EEPROM. The TM4C129XNCZAD microcontroller provides 1024 KB of on-chip Flash memory. The Flash memory is configured as four banks of 16K x 128 bits (4 * 256 KB total) which are two-way interleaved. Memory blocks can be marked as read-only or execute-only, providing different levels of code protection.
PAGE 631
Tiva™ TM4C129XNCZAD Microcontroller Figure 8-1.
PAGE 632
Internal Memory 8.2 Functional Description This section describes the functionality of the SRAM, ROM, Flash, and EEPROM memories. Note: 8.2.1 The μDMA has read-only access to flash (in Run Mode only). SRAM The internal system SRAM of the Tiva™ C Series devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM provides bit-banding technology in the processor.
PAGE 633
Tiva™ TM4C129XNCZAD Microcontroller firmware upgrade mechanism (by calling back to the boot loader). The Peripheral Driver Library APIs in ROM can be called by applications, reducing Flash memory requirements and freeing the Flash memory to be used for other purposes (such as additional features in the application). Advanced Encryption Standard (AES) is a publicly defined encryption standard used by the U.S. Government.
PAGE 634
Internal Memory user interfaces on Tiva™ C Series microcontroller-based boards that have a graphical display (for more information, see the TivaWare™ Graphics Library for C Series User's Guide (literature number SPMU300)). The TivaWare USB Library is a set of data types and functions for creating USB Device, Host or On-The-Go (OTG) applications on Tiva™ C Series microcontroller-based boards (for more information, see the TivaWare™ USB Library for C Series User's Guide (literature number SPMU297)). 8.2.2.
PAGE 635
Tiva™ TM4C129XNCZAD Microcontroller Figure 8-2. Flash Memory Configuration 0x0F.FFFC 0x0F.FFF8 0x0F.FFF4 0x0F.FFF0 0x0F.FFEC 8 KB Sector31-1 Bank 3 0x0F.FFE8 0x0F.FFE4 0x0F.FFE0 8 KB Sector31-1 Bank 2 512 KB High Region 0x08.401C 0x08.4018 0x08.4014 0x08.4010 0x08.400C 0x08.4008 0x08.4004 0x08.4000 0x08.3FFC 0x08.3FF8 0x08.3FF4 0x08.3FF0 0x08.3FEC 0x08.3FE8 0x08.3FE4 0x08.3FE0 0x08.001C 0x08.0018 0x08.0010 0x08.000C 0x08.0008 8 KB Sector 0 Bank 3 8 KB Sector 0 Bank 2 0x08.
PAGE 636
Internal Memory Table 8-1. MEMTIM0 Register Configuration versus Frequency (continued) CPU Frequency range (f) Time Period Range (t) in ns in MHz 100< f ≤120 Flash Bank Clock High Time (FBCHT) Flash Bank Clock Edge (FBCE) Flash Wait States (FWS) 0x6 0 0x5 10 > t ≥ 8.33 To update the MEMTIM0 register with the new Flash configuration values, the MEMTIMU bit should be set in the Run and Sleep Mode Configuration Register (RSCLKCFG), System Control offset 0x0B0. Note: 8.2.3.
PAGE 637
Tiva™ TM4C129XNCZAD Microcontroller subsystem to fill the next, least-recently used prefetch buffer. Two memory banks are read in parallel to retrieve 256-bits worth of data. If an auto-fill has been started and a miss occurs, the auto-fill completes before the miss is processed. If an auto-fill occurs that hits the prefetch buffer being processed for the auto-fill, then the ICODE bus is stalled until the auto fill is complete and new entry can be accessed.
PAGE 638
Internal Memory Figure 8-6.
PAGE 639
Tiva™ TM4C129XNCZAD Microcontroller address to the upper banks until the next swap. Figure 8-7 on page 639 depicts the configuration necessary when executing Flash mirroring. Note: After a mirror mode has been executed and the code locations have been swapped from the upper memory banks to the lower, the application can continue to read from the lower memory bank address locations.
PAGE 640
Internal Memory only be executed, and contents of the memory block are prohibited from being read as data. FMPREn protection can be programmed in 2-KB increments, unlike the FMPPEn, which must be programmed in 16-KB increments. However, if an application does want to read-protect a 16-KB block, eight bits need to be written from 1s to 0s. The policies may be combined as shown in Table 8-2 on page 640. Table 8-2.
PAGE 641
Tiva™ TM4C129XNCZAD Microcontroller in which case the literal pool cannot be located outside the span of the offset, or the software may reserve a register to point to the base address of the literal pool and the LDR offset is relative to the beginning of the pool. 2. Use a compiler that generates literal data from arithmetic instruction immediate data and subsequent computation. 3. Use method 1 or 2, but in assembly language, if the compiler does not support either method. 8.2.3.
PAGE 642
Internal Memory The interrupt events that can trigger a controller-level interrupt are defined in the Flash Controller Masked Interrupt Status (FCMIS) register (see page 662) by setting the corresponding MASK bits. If interrupts are not used, the raw interrupt status is always visible via the Flash Controller Raw Interrupt Status (FCRIS) register (see page 659).
PAGE 643
Tiva™ TM4C129XNCZAD Microcontroller 4. Poll the FMC register until the WRITE bit is cleared. To perform an erase of a 16-KB sector 1. Write the 16-KB aligned address to the FMA register. 2. Write the Flash memory write key and the ERASE bit to the FMC register. 3. Poll the FMC register until the ERASE bit is cleared or, alternatively, enable the programming interrupt using the PMASK bit in the FCIM register. To perform a mass erase of the Flash memory 1.
PAGE 644
Internal Memory retained following power cycling. Once the register contents are committed, the only way to restore the factory default values is to perform the sequence described in “Recovering a "Locked" Microcontroller” on page 223. All of the FMPREn and USER_REGn registers, in addition to the BOOTCFG register can be committed in non-volatile memory. The FMPREn, FMPPEn, and USER_REGn registers can be tested before being committed; the BOOTCFG register cannot.
PAGE 645
Tiva™ TM4C129XNCZAD Microcontroller Table 8-3. User-Programmable Flash Memory Resident Registers (continued) Register to be Committed 8.2.4 FMA Value Data Source FMPPE4 0x0000.0009 FMPPE4 FMPPE5 0x0000.000B FMPPE5 FMPPE6 0x0000.000D FMPPE6 FMPPE7 0x0000.000F FMPPE7 FMPPE8 0x0000.00011 FMPPE8 FMPPE9 0x0000.00013 FMPPE9 FMPPE10 0x0000.00015 FMPPE10 FMPPE11 0x0000.00017 FMPPE11 FMPPE12 0x0000.00019 FMPPE12 FMPPE13 0x0000.0001B FMPPE13 FMPPE14 0x0000.
PAGE 646
Internal Memory Blocks There are 96 blocks of 16 words each in the EEPROM. These are readable and writable as words. Bytes and half-words can be read, and these accesses do not have to occur on a word boundary. The entire word is read and any unneeded data is simply ignored. The EEPROM blocks are writable only on a word basis. To write a byte, it is necessary to read the word value, modify the appropriate byte, and write the word back.
PAGE 647
Tiva™ TM4C129XNCZAD Microcontroller Note: The associated Flash and EEPROM fields in the MEMTIM0 register must be programmed to the same values. For example, the FWS field must be programmed to the same value as the EWS field. Locking and Passwords The EEPROM can be locked at both the module level and the block level. The lock is controlled by a password that is stored in the EEPROM Password (EEPASSn) registers and can be any 32-bit to 96-bit value other than all 1s.
PAGE 648
Internal Memory Hidden Blocks Hiding provides a temporary form of protection. Every block except block 0 can be hidden, which prevents all accesses until the next reset. This mechanism can allow a boot or initialization routine to access some data which is then made inaccessible to all further accesses. Because boot and initialization routines control the capabilities of the application, hidden blocks provide a powerful isolation of the data when debug is disabled.
PAGE 649
Tiva™ TM4C129XNCZAD Microcontroller the EEPROM Software Reset (SREEPROM) register, wait until WORKING bit in the EEPROM Done Status (EEDONE) register is clear, and then enable the debug mass erase by setting the ME bit in the EEPROM Debug Mass Erase (EEDBGME) register. Error During Programming Operations such as data-write, password set, protection set, and copy buffer erase may perform multiple operations.
PAGE 650
Internal Memory ■ Different words can be written such that any or all words can be written more than 500K times when write counts per word stay about the same. For example, offset 0 could be written 3 times, then offset 1 could be written 2 times, then offset 2 is written 4 times, then offset 1 is written twice, then offset 0 is written again. As a result, all 3 offsets would have 4 writes at the end of the sequence.
PAGE 651
Tiva™ TM4C129XNCZAD Microcontroller Table 8-5. Master Memory Access Availability (continued) 8.3 Master Flash Access ROM Access SRAM Access EEPROM Access External Memory Access (via EPI) µDMA Yes (read-only, Run-Mode-only) - Yes Yes Yes Ethernet Module - - Yes - - USB - - Yes - - LCD - - Yes - Yes Register Map Table 8-6 on page 651 lists the ROM Controller register and the Flash memory control registers. The offset listed is a hexadecimal increment to the register's address.
PAGE 652
Internal Memory Table 8-6. Flash Register Map (continued) Offset Name Type Reset 0x008 EEOFFSET RW 0x0000.0000 0x010 EERDWR RW 0x014 EERDWRINC 0x018 Description See page EEPROM Current Offset 682 - EEPROM Read-Write 683 RW - EEPROM Read-Write with Increment 684 EEDONE RO 0x0000.0000 EEPROM Done Status 685 0x01C EESUPP RW - EEPROM Support Control and Status 687 0x020 EEUNLOCK RW - EEPROM Unlock 688 0x030 EEPROT RW 0x0000.
PAGE 653
Tiva™ TM4C129XNCZAD Microcontroller Table 8-6. Flash Register Map (continued) Offset Name 0x224 Reset FMPRE9 RW 0xFFFF.FFFF Flash Memory Protection Read Enable 9 698 0x228 FMPRE10 RW 0xFFFF.FFFF Flash Memory Protection Read Enable 10 698 0x22C FMPRE11 RW 0xFFFF.FFFF Flash Memory Protection Read Enable 11 698 0x230 FMPRE12 RW 0xFFFF.FFFF Flash Memory Protection Read Enable 12 698 0x234 FMPRE13 RW 0xFFFF.
PAGE 654
Internal Memory Register 1: Flash Memory Address (FMA), offset 0x000 During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations for flash space that is not user configurable (that is, FMPREn, FMPPEn, USER_REGn, BOOTCFG), this register contains a 16 KB-aligned CPU byte address and specifies which block is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.
PAGE 655
Tiva™ TM4C129XNCZAD Microcontroller Register 2: Flash Memory Data (FMD), offset 0x004 This register contains the data to be written during the programming cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during erase cycles. Flash Memory Data (FMD) Base 0x400F.D000 Offset 0x004 Type RW, reset 0x0000.
PAGE 656
Internal Memory Register 3: Flash Memory Control (FMC), offset 0x008 When this register is written, the Flash memory controller initiates the appropriate access cycle for the location specified by the Flash Memory Address (FMA) register (see page 654). If the access is a write access, the data contained in the Flash Memory Data (FMD) register (see page 655) is written to the specified address.
PAGE 657
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 COMT RW 0 Description Commit Register Value This bit is used to commit writes to Flash-memory-resident registers and to monitor the progress of that process. Value Description 0 A write of 0 has no effect on the state of this bit. When read, a 0 indicates that the previous commit access is complete. 1 Set this bit to commit (write) the register value to a Flash-memory-resident register.
PAGE 658
Internal Memory Bit/Field Name Type Reset 0 WRITE RW 0 Description Write a Word into Flash Memory This bit is used to write a word into Flash memory and to monitor the progress of that process. Value Description 0 A write of 0 has no effect on the state of this bit. When read, a 0 indicates that the previous write update access is complete. 1 Set this bit to write the data stored in the FMD register into the Flash memory location specified by the contents of the FMA register.
PAGE 659
Tiva™ TM4C129XNCZAD Microcontroller Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C This register indicates that the Flash memory controller has an interrupt condition. An interrupt is sent to the interrupt controller only if the corresponding FCIM register bit is set. Flash Controller Raw Interrupt Status (FCRIS) Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.
PAGE 660
Internal Memory Bit/Field Name Type Reset 10 INVDRIS RO 0 Description Invalid Data Raw Interrupt Status Value Description 0 An interrupt has not occurred. 1 An interrupt is pending because a bit that was previously programmed as a 0 is now being requested to be programmed as a 1. This bit is cleared by writing a 1 to the INVMISC bit in the FCMISC register. 9 VOLTRIS RO 0 Pump Voltage Raw Interrupt Status Value Description 0 An interrupt has not occurred.
PAGE 661
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 ARIS RO 0 Description Access Raw Interrupt Status Value Description 0 No access has tried to improperly program or erase the Flash memory. 1 A program or erase action was attempted on a block of Flash memory that contradicts the protection policy for that block as set in the FMPPEn registers. This status is sent to the interrupt controller when the AMASK bit in the FCIM register is set.
PAGE 662
Internal Memory Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010 This register controls whether the Flash memory controller generates interrupts to the controller. Flash Controller Interrupt Mask (FCIM) Base 0x400F.D000 Offset 0x010 Type RW, reset 0x0000.
PAGE 663
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 9 VOLTMASK RW 0 Description Pump Voltage Interrupt Mask Value Description 0 The VOLTRIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the VOLTRIS bit is set. 8:3 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 664
Internal Memory Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting. Flash Controller Masked Interrupt Status and Clear (FCMISC) Base 0x400F.D000 Offset 0x014 Type RW1C, reset 0x0000.
PAGE 665
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 10 INVDMISC RW1C 0 Description Invalid Data Masked Interrupt Status and Clear Value Description 0 When read, a 0 indicates that an interrupt has not occurred. A write of 0 has no effect on the state of this bit. 1 When read, a 1 indicates that an unmasked interrupt was signaled. Writing a 1 to this bit clears INVDMISC and also the INVDRIS bit in the FCRIS register (see page 659).
PAGE 666
Internal Memory Bit/Field Name Type Reset 0 AMISC RW1C 0 Description Access Masked Interrupt Status and Clear Value Description 0 When read, a 0 indicates that no improper accesses have occurred. A write of 0 has no effect on the state of this bit. 1 When read, a 1 indicates that an unmasked interrupt was signaled because a program or erase action was attempted on a block of Flash memory that contradicts the protection policy for that block as set in the FMPPEn registers.
PAGE 667
Tiva™ TM4C129XNCZAD Microcontroller Register 7: Flash Memory Control 2 (FMC2), offset 0x020 When this register is written, the Flash memory controller initiates the appropriate access cycle for the location specified by the Flash Memory Address (FMA) register (see page 654). If the access is a write access, the data contained in the Flash Write Buffer (FWB) registers is written. This register must be the final register written as it initiates the memory operation. Flash Memory Control 2 (FMC2) Base 0x400F.
PAGE 668
Internal Memory Register 8: Flash Write Buffer Valid (FWBVAL), offset 0x030 This register provides a bitwise status of which FWBn registers have been written by the processor since the last write of the Flash memory write buffer. The entries with a 1 are written on the next write of the Flash memory write buffer. This register is cleared after the write operation by hardware. A protection violation on the write operation also clears this status.
PAGE 669
Tiva™ TM4C129XNCZAD Microcontroller Register 9: Flash Program/Erase Key (FLPEKEY), offset 0x03C This register provides a mechanism for protection from inadvertent writes to flash by supplying a 16-bit key . If the KEY value in the BOOTCFG register is 0, then this value is used as the 16-bit key in place of 0xA442 in the FMC/FMC2 registers for committed flash writes.
PAGE 670
Internal Memory Register 10: Flash Write Buffer n (FWBn), offset 0x100 - 0x17C These 32 registers hold the contents of the data to be written into the Flash memory on a buffered Flash memory write operation. The offset selects one of the 32-bit registers. Only FWBn registers that have been updated since the preceding buffered Flash memory write operation are written into the Flash memory, so it is not necessary to write the entire bank of registers in order to write 1 or 2 words.
PAGE 671
Tiva™ TM4C129XNCZAD Microcontroller Register 11: Flash Peripheral Properties (FLASHPP), offset 0xFC0 Flash Peripheral Properties (FLASHPP) Base 0x400F.D000 Offset 0xFC0 Type RO, reset 0xF014.
PAGE 672
Internal Memory Bit/Field Name Type Reset 22:19 EESS RO 0x2 Description EEPROM Sector Size of the physical bank Value Description 0x0 1 KB 0x1 2 KB 0x2 4 KB 0x3 8 KB 0x4-0x7 reserved 18:16 MAINSS RO 0x4 Flash Sector Size of the physical bank Value Description 0x0 1 KB 0x1 2 KB 0x2 4 KB 0x3 8 KB 0x4 16 KB 0x5-0x7 reserved 15:0 SIZE RO 0x1FF Flash Size Indicates the size of the on-chip Flash memory Value Description 0x01FF 1024 KB of Flash 672 December 13, 2013 Tex
PAGE 673
Tiva™ TM4C129XNCZAD Microcontroller Register 12: SRAM Size (SSIZE), offset 0xFC4 This register indicates the size of the on-chip SRAM. Important: This register should be used to determine the size of the SRAM that is implemented on this microcontroller. SRAM Size (SSIZE) Base 0x400F.D000 Offset 0xFC4 Type RO, reset 0x0000.
PAGE 674
Internal Memory Register 13: Flash Configuration Register (FLASHCONF), offset 0xFC8 The FLASHCONF register allows the user to enable or disable various properties of the Flash. The force bits, FBFON and FBFOFF, can be used to test code performance and execution by turning the prefetch buffers on and subsequently forcing them off. Flash Configuration Register (FLASHCONF) Base 0x400F.D000 Offset 0xFC8 Type RW, reset 0x0000.
PAGE 675
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 17 FPFON RW 1 Description Force Prefetch On Value Description 16 FPFOFF RW 0 0 No effect 1 Force prefetch buffers to be enabled. Force Prefetch Off Value Description 15:0 reserved RO 0x0000 0 No effect 1 Force prefetch buffers to be disabled. Software should not rely on the value of a reserved bit.
PAGE 676
Internal Memory Register 14: ROM Third-Party Software (ROMSWMAP), offset 0xFCC This register indicates the presence of third-party software in the on-chip ROM. ROMSWMAP enables the ROM apertures that are available. ROM Third-Party Software (ROMSWMAP) Base 0x400F.D000 Offset 0xFCC Type RO, reset 0x0000.
PAGE 677
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 7:6 SW3EN RO 0x0 Description ROM SW Region 3 Availability Value Description 0x0 Software region not available to the core. 0x1 Region available to core 0x2-0x3 reserved 5:4 SW2EN RO 0x0 ROM SW Region 2 Availability Value Description 0x0 Software region not available to the core.
PAGE 678
Internal Memory Register 15: Flash DMA Address Size (FLASHDMASZ), offset 0xFD0 The FLASHDMASZ register contains the area of Flash that the µDMA can access. Note: The µDMA can access Flash in Run Mode only (not available in low power modes). Flash DMA Address Size (FLASHDMASZ) Base 0x400F.D000 Offset 0xFD0 Type RW, reset 0x0000.
PAGE 679
Tiva™ TM4C129XNCZAD Microcontroller Register 16: Flash DMA Starting Address (FLASHDMAST), offset 0xFD4 The starting address for the Flash region accessible by the µDMA is programmed in the FLASHDMAST register. Note: The µDMA can access Flash in Run Mode only (not available in low power modes). Flash DMA Starting Address (FLASHDMAST) Base 0x400F.D000 Offset 0xFD4 Type RW, reset 0x0000.
PAGE 680
Internal Memory Register 17: EEPROM Size Information (EESIZE), offset 0x000 The EESIZE register indicates the number of 16-word blocks and 32-bit words in the EEPROM. EEPROM Size Information (EESIZE) Base 0x400A.F000 Offset 0x000 Type RO, reset 0x0060.
PAGE 681
Tiva™ TM4C129XNCZAD Microcontroller Register 18: EEPROM Current Block (EEBLOCK), offset 0x004 The EEBLOCK register is used to select the EEPROM block for subsequent reads, writes, and protection control. The value is a page offset into the EEPROM, such that the first block is 0, then second block is 1, etc. Each block contains 16 words. Attempts to set an invalid block causes the BLOCK field to be configured to 0.
PAGE 682
Internal Memory Register 19: EEPROM Current Offset (EEOFFSET), offset 0x008 The EEOFFSET register is used to select the EEPROM word to read or write within the block selected by the EEBLOCK register. The value is a word offset into the block. Because accesses to the EERDWRINC register change the offset, software can read the contents of this register to determine the current offset. EEPROM Current Offset (EEOFFSET) Base 0x400A.F000 Offset 0x008 Type RW, reset 0x0000.
PAGE 683
Tiva™ TM4C129XNCZAD Microcontroller Register 20: EEPROM Read-Write (EERDWR), offset 0x010 The EERDWR register is used to read or write the EEPROM word at the address pointed to by the EEBLOCK and EEOFFSET registers. If the protection or access rules do not permit access, the operation is handled as follows: if reading is not allowed, the value 0xFFFF.FFFF is returned in all cases; if writing is not allowed, the EEDONE register is configured to indicate an error.
PAGE 684
Internal Memory Register 21: EEPROM Read-Write with Increment (EERDWRINC), offset 0x014 The EERDWRINC register is used to read or write the EEPROM word at the address pointed to by the EEBLOCK and EEOFFSET registers, and then increment the OFFSET field in the EEOFFSET register. If the protection or access rules do not permit access, the operation is handled as follows: if reading is not allowed, the value 0xFFFF.
PAGE 685
Tiva™ TM4C129XNCZAD Microcontroller Register 22: EEPROM Done Status (EEDONE), offset 0x018 The EEDONE register indicates completion status of a write to the following registers: ■ EERDWR or EERDWRINC register (for writes to the EEPROM memory) ■ EEPROT register (for setting read and protection of the current block) ■ EEPASSn registers (for configuring a password for a block) ■ EEDBGME register (for mass erase of an EEPROM block) This register can indicate if the write ended in an error or not.
PAGE 686
Internal Memory Bit/Field Name Type Reset 4 NOPERM RO 0 Description Write Without Permission Value Description 3 WKCOPY RO 0 0 No error 1 An attempt was made to write without permission. This error can result because the block is locked, the write violates the programmed access protection, or when an attempt is made to write a password when the password has already been written. Working on a Copy Value Description 2 WKERASE RO 0 0 The EEPROM is not copying.
PAGE 687
Tiva™ TM4C129XNCZAD Microcontroller Register 23: EEPROM Support Control and Status (EESUPP), offset 0x01C The EESUPP register indicates if internal operations are required because an internal copy buffer must be erased or a programming failure has occurred and the operation must be completed. These conditions are explained below as well as in more detail in the section called “Error During Programming” on page 649.
PAGE 688
Internal Memory Register 24: EEPROM Unlock (EEUNLOCK), offset 0x020 The EEUNLOCK register can be used to unlock the whole EEPROM or a single block using a password. Unlocking is only required if a password is registered using the EEPASSn registers for the block that is selected by the EEBLOCK register. If block 0 has a password, it locks the remaining blocks from any type of access, but uses its own protection mechanism, for example readable, but not writable when locked.
PAGE 689
Tiva™ TM4C129XNCZAD Microcontroller Register 25: EEPROM Protection (EEPROT), offset 0x030 The EEPROT register is used to set or read the protection for the current block, as selected by the EEBLOCK register. Protection and access control is used to determine when a block's contents can be read or written. Note: A read of the EEPROT register during the EEPROM initialization sequence is only valid when the WORKING bit is 0 in EEDONE register: EEPROM Protection (EEPROT) Base 0x400A.
PAGE 690
Internal Memory Bit/Field Name Type Reset 2:0 PROT RW 0x0 Description Protection Control The Protection bits control what context is needed for reading and writing the block selected by the EEBLOCK register, or if block 0 is selected, all blocks. The following values are allowed: Value Description 0x0 This setting is the default. Without password: the block is not protected and is readable and writable at any time. With password: the block is readable, but only writable when unlocked.
PAGE 691
Tiva™ TM4C129XNCZAD Microcontroller Register 26: EEPROM Password (EEPASS0), offset 0x034 Register 27: EEPROM Password (EEPASS1), offset 0x038 Register 28: EEPROM Password (EEPASS2), offset 0x03C The EEPASSn registers are used to configure a password for a block. A password may only be set once and cannot be changed. The password may be 32-bits, 64-bits, or 96-bits. Each word of the password can be any 32-bit value other than 0xFFFF.FFFF (all 1s).
PAGE 692
Internal Memory Register 29: EEPROM Interrupt (EEINT), offset 0x040 The EEINT register is used to control whether an interrupt should be generated when a write to EEPROM completes as indicated by the EEDONE register value changing from 0x1 to any other value. If the INT bit in this register is set, the ERIS bit in the Flash Controller Raw Interrupt Status (FCRIS) register is set whenever the EEDONE register value changes from 0x1 as the Flash memory and the EEPROM share an interrupt vector.
PAGE 693
Tiva™ TM4C129XNCZAD Microcontroller Register 30: EEPROM Block Hide 0 (EEHIDE0), offset 0x050 The EEHIDE0 register is used to hide one or more blocks other than EEPROM block 0. Bits 1 through 31 of this register correspond to EEPROM blocks 1 through 31. Once hidden, the block is not accessible until the next reset. This model allows initialization code to have access to data which is not visible to the rest of the application.
PAGE 694
Internal Memory Register 31: EEPROM Block Hide 1 (EEHIDE1), offset 0x054 Register 32: EEPROM Block Hide 2 (EEHIDE2), offset 0x058 The EEHIDE register is used to hide one or more blocks. Bits 0 through 31 of the EEHIDE1 register correspond to EEPROM blocks 32 through 63. Bits 0 through 31 of the EEHIDE2 register correspond to EEPROM blocks 64 through 95. Once hidden, the block is not accessible until the next reset.
PAGE 695
Tiva™ TM4C129XNCZAD Microcontroller Register 33: EEPROM Debug Mass Erase (EEDBGME), offset 0x080 The EEDBGME register is used to mass erase the EEPROM block back to its default state from the factory. This register is intended to be used only for debug and test purposes, not in production environments. The erase takes place in such a way as to be secure. It first erases all data and then erases the protection mechanism.
PAGE 696
Internal Memory Register 34: EEPROM Peripheral Properties (EEPROMPP), offset 0xFC0 The EEPROMPP register indicates the size of the EEPROM for this part. EEPROM Peripheral Properties (EEPROMPP) Base 0x400A.F000 Offset 0xFC0 Type RO, reset 0x0000.
PAGE 697
Tiva™ TM4C129XNCZAD Microcontroller Register 35: Reset Vector Pointer (RVP), offset 0x0D4 The Reset Vector Pointer (RVP) register contains the address of the reset vector of the software module that is to be executed after boot loader execution. The RVP register is initialized by a power-on reset. Reset Vector Pointer (RVP) Base 0x400F.E000 Offset 0x0D4 Type RO, reset 0x0101.
PAGE 698
Internal Memory Register 36: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x200 Register 37: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204 Register 38: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208 Register 39: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C Register 40: Flash Memory Protection Read Enable 4 (FMPRE4), offset 0x210 Register 41: Flash Memory Protection Read Enable 5 (FMPRE5), offset 0x214 Register 42: Flash Memory Protection Read Enable 6
PAGE 699
Tiva™ TM4C129XNCZAD Microcontroller ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ FMPRE0: 0 to 64 KB FMPRE1: 65 to 128 KB FMPRE2: 129 to 192 KB FMPRE3: 193 to 256 KB FMPRE4: 257 to 320 KB FMPRE5: 321 to 384 KB FMPRE6: 385 to 448 KB FMPRE7: 449 to 512 KB FMPRE8: 513 to 576 KB FMPRE9: 577 to 640 KB FMPRE10: 641 to 704 KB FMPRE11: 705 to 768 KB FMPRE12: 769 to 832 KB FMPRE13: 833 to 896 KB FMPRE14: 897 to 960 KB FMPRE15: 961 to 1024 KB Flash Memory Protection Read Enable n (FMPREn) Base 0x400F.
PAGE 700
Internal Memory Register 52: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x400 Register 53: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404 Register 54: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408 Register 55: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C Register 56: Flash Memory Protection Program Enable 4 (FMPPE4), offset 0x410 Register 57: Flash Memory Protection Program Enable 5 (FMPPE5), offset 0x414 Register 58: Flash Memory Protect
PAGE 701
Tiva™ TM4C129XNCZAD Microcontroller is supported. Note that the Flash Memory Protection Read (FMPREn) registers do allow read-protection of a block as small as 2 KB, unlike the FMPPEn registers. Thus, in order to execute-only protect a 16-KB block, a user must program the entire eight bits of the byte to the same value. For example, to protect the first 16-KB block, bits [7:0] of the FMPPE0 register need to be cleared to all 0s. This register is loaded during the power-on reset sequence.
PAGE 702
Internal Memory Bit/Field Name Type 31:0 PROG_ENABLE RW Reset Description 0xFFFF.FFFF Flash Programming Enable Every eighth bit programs an 16-KB flash sector to be execute only. The policies may be combined as shown in Table 8-2 on page 640.
PAGE 703
Tiva™ TM4C129XNCZAD Microcontroller Register 68: Boot Configuration (BOOTCFG), offset 0x1D0 Note: Offset is relative to System Control base address of 0x400F.E000. Note: The Boot Configuration (BOOTCFG) register requires a POR before the committed changes take effect. This register is not written directly, but instead uses the FMD register as explained in “Non-Volatile Register Programming-- Flash Memory Resident Registers” on page 643.
PAGE 704
Internal Memory Bit/Field Name Type Reset Description 31 NW RO 1 Not Written When set, this bit indicates that the values in this register can be changed from 1 to 0. When clear, this bit specifies that the contents of this register cannot be changed. 30:16 reserved RO 0xFFFF 15:13 PORT RO 0x7 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 705
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 8 EN RO 1 Description Boot GPIO Enable Clearing this bit enables the use of a GPIO pin to enable the ROM Boot Loader at reset. When this bit is set, the contents of address 0x0000.0004 are checked to see if the Flash memory has been programmed. If the contents are not 0xFFFF.FFFF, the core executes out of Flash memory. If the Flash has not been programmed, the core executes out of ROM.
PAGE 706
Internal Memory Register 69: User Register 0 (USER_REG0), offset 0x1E0 Register 70: User Register 1 (USER_REG1), offset 0x1E4 Register 71: User Register 2 (USER_REG2), offset 0x1E8 Register 72: User Register 3 (USER_REG3), offset 0x1EC Note: Offset is relative to System Control base address of 0x400F.E000. These registers each provide 32 bits of user-defined data that is non-volatile. Bits can only be changed from 1 to 0.
PAGE 707
Tiva™ TM4C129XNCZAD Microcontroller 9 Micro Direct Memory Access (μDMA) The TM4C129XNCZAD microcontroller includes a Direct Memory Access (DMA) controller, known as micro-DMA (μDMA). The μDMA controller provides a way to offload data transfer tasks from the Cortex™-M4F processor, allowing for more efficient use of the processor and the available bus bandwidth. The μDMA controller can perform transfers between memory and peripherals.
PAGE 708
Micro Direct Memory Access (μDMA) ■ Maskable peripheral requests ■ Interrupt on transfer completion, with a separate interrupt per channel 9.1 Block Diagram Figure 9-1.
PAGE 709
Tiva™ TM4C129XNCZAD Microcontroller the arbitration size, it is possible to control exactly how many items are transferred to or from a peripheral each time it makes a μDMA service request. 9.2.1 Channel Assignments Each DMA channel has up to nine possible assignments which are selected using the DMA Channel Map Select n (DMACHMAPn) registers with 4-bit assignment fields for each µDMA channel. Table 9-1 on page 709 shows the µDMA channel mapping. The Enc.
PAGE 710
Micro Direct Memory Access (μDMA) Table 9-1. μDMA Channel Assignments (continued) 11 SSI0 TX SB SSI1 TX SB UART6 TX SB Reserved - I2C2 TX Peripheral SB Reserved - 8 Peripheral Peripheral Type Peripheral 7 Type Peripheral 6 Type Peripheral 5 Type Peripheral 4 Type Peripheral 3 Type 2 Type Ch Peripheral # 1 Type 0 Type Enc.
PAGE 711
Tiva™ TM4C129XNCZAD Microcontroller levels of priority: default priority and high priority. If the priority level bit is set, then that channel has higher priority than all other channels at default priority. If multiple channels are set for high priority, then the channel number is used to determine relative priority among all the high priority channels.
PAGE 712
Micro Direct Memory Access (μDMA) Table 9-2.
PAGE 713
Tiva™ TM4C129XNCZAD Microcontroller transfer is complete. In this case, the alternate control structures are not used and therefore only the first half of the table must be allocated in memory; the second half of the control table is not necessary, and that memory can be used for something else. If a more complex transfer mode is used such as ping-pong or scatter-gather, then the alternate control structure is also used and memory space should be allocated for the entire table.
PAGE 714
Micro Direct Memory Access (μDMA) mode indicates "stopped." Because the control word is modified by the μDMA controller, it must be reconfigured before each new transfer. The source and destination end pointers are not modified, so they can be left unchanged if the source or destination addresses remain the same. Prior to starting a transfer, a μDMA channel must be enabled by setting the appropriate bit in the DMA Channel Enable Set (DMAENASET) register.
PAGE 715
Tiva™ TM4C129XNCZAD Microcontroller alternate control structures to switch back and forth between buffers as the data flows to or from the peripheral. Refer to Figure 9-2 on page 715 for an example showing operation in Ping-Pong mode. Figure 9-2.
PAGE 716
Micro Direct Memory Access (μDMA) 9.2.6.5 Memory Scatter-Gather Memory Scatter-Gather mode is a complex mode used when data must be transferred to or from varied locations in memory instead of a set of contiguous locations in a memory buffer. For example, a gather μDMA operation could be used to selectively read the payload of several stored packets of a communication protocol and store them together in sequence in a memory buffer.
PAGE 717
Tiva™ TM4C129XNCZAD Microcontroller Figure 9-3.
PAGE 718
Micro Direct Memory Access (μDMA) Figure 9-4. Memory Scatter-Gather, μDMA Copy Sequence Task List in Memory Buffers in Memory µDMA Control Table in Memory SRC A SRC SRC B PRI COPIED DST TASK A TASK B SRC SRC C ALT COPIED DST TASK C DEST A DEST B DEST C Then, using the channel’s alternate control structure, the µDMA controller copies data from the source buffer A to the destination buffer.
PAGE 719
Tiva™ TM4C129XNCZAD Microcontroller 9.2.6.6 Peripheral Scatter-Gather Peripheral Scatter-Gather mode is very similar to Memory Scatter-Gather, except that the transfers are controlled by a peripheral making a μDMA request. Upon detecting a request from the peripheral, the μDMA controller uses the primary control structure to copy one entry from the list to the alternate control structure and then performs the transfer.
PAGE 720
Micro Direct Memory Access (μDMA) Figure 9-5. Peripheral Scatter-Gather, Setup and Configuration 1 2 3 Source Buffer in Memory Task List in Memory Channel Control Table in Memory 4 WORDS (SRC A) SRC A DST ITEMS=4 16 WORDS (SRC B) SRC DST SRC ITEMS=12 DST B “TASK” A Unused ITEMS=16 Channel Primary Control Structure “TASK” B Unused SRC DST ITEMS=1 “TASK” C Unused SRC DST Channel Alternate Control Structure ITEMS=n 1 WORD (SRC C) C Peripheral Data Register DEST NOTES: 1.
PAGE 721
Tiva™ TM4C129XNCZAD Microcontroller Figure 9-6. Peripheral Scatter-Gather, μDMA Copy Sequence Task List in Memory Buffers in Memory µDMA Control Table in Memory SRC A SRC SRC B PRI COPIED DST TASK A TASK B SRC SRC C ALT COPIED DST TASK C Then, using the channel’s alternate control structure, the µDMA controller copies data from the source buffer A to the peripheral data register.
PAGE 722
Micro Direct Memory Access (μDMA) 9.2.7 Transfer Size and Increment The μDMA controller supports transfer data sizes of 8, 16, or 32 bits. The source and destination data size must be the same for any given transfer. The source and destination address can be auto-incremented by bytes, half-words, or words, or can be set to no increment.
PAGE 723
Tiva™ TM4C129XNCZAD Microcontroller If the trigger peripheral generates another uDMA request while the prior one is being serviced and that particular channel is the highest priority asserted channel, the second request will be processed as soon as the handling of the first is complete. If two additional trigger peripheral uDMA requests are generated prior to the completion of the first, the third request is lost. 9.2.
PAGE 724
Micro Direct Memory Access (μDMA) 2. Enable the μDMA controller by setting the MASTEREN bit of the DMA Configuration (DMACFG) register. 3. Program the location of the channel control table by writing the base address of the table to the DMA Channel Control Base Pointer (DMACTLBASE) register. The base address must be aligned on a 1024-byte boundary. 9.3.2 Configuring a Memory-to-Memory Transfer μDMA channel 30 is dedicated for software-initiated transfers.
PAGE 725
Tiva™ TM4C129XNCZAD Microcontroller Table 9-8.
PAGE 726
Micro Direct Memory Access (μDMA) 2. Set bit 7 of the DMA Channel Primary Alternate Clear (DMAALTCLR) register to select the primary channel control structure for this transfer. 3. Set bit 7 of the DMA Channel Useburst Clear (DMAUSEBURSTCLR) register to allow the μDMA controller to respond to single and burst requests. 4. Set bit 7 of the DMA Channel Request Mask Clear (DMAREQMASKCLR) register to allow the μDMA controller to recognize requests for this channel. 9.3.3.
PAGE 727
Tiva™ TM4C129XNCZAD Microcontroller Note: 9.3.3.3 In this example, it is not important if the peripheral makes a single request or a burst request. Because the peripheral has a FIFO that triggers at a level of 4, the arbitration size is set to 4. If the peripheral does make a burst request, then 4 bytes are transferred, which is what the FIFO can accommodate. If the peripheral makes a single request (if there is any space in the FIFO), then one byte is transferred at a time.
PAGE 728
Micro Direct Memory Access (μDMA) alternate channel control structure is at offset 0x280. The channel control structures for channel 8 are located at the offsets shown in Table 9-11. Table 9-11.
PAGE 729
Tiva™ TM4C129XNCZAD Microcontroller Table 9-12. Channel Control Word Configuration for Peripheral Ping-Pong Receive Example (continued) Field in DMACHCTL Bits Value XFERSIZE 13:4 63 Transfer 64 items 3 0 N/A for this transfer type 2:0 3 Use Ping-Pong transfer mode NXTUSEBURST XFERMODE Note: 9.3.4.3 Description In this example, it is not important if the peripheral makes a single request or a burst request.
PAGE 730
Micro Direct Memory Access (μDMA) a. Process the newly received data in buffer B or signal the buffer processing code that buffer B has data available. b. Reprogram the alternate channel control word at offset 0x288 according to Table 9-12 on page 728. 9.3.5 Configuring Channel Assignments Channel assignments for each μDMA channel can be changed using the DMACHMAPn registers. Each 4-bit field represents a μDMA channel. Refer to Table 9-1 on page 709 for channel assignments.
PAGE 731
Tiva™ TM4C129XNCZAD Microcontroller Table 9-13. μDMA Register Map (continued) Offset Name Type Reset 0x018 DMAUSEBURSTSET RW 0x0000.0000 0x01C DMAUSEBURSTCLR WO - 0x020 DMAREQMASKSET RW 0x0000.0000 0x024 DMAREQMASKCLR WO - 0x028 DMAENASET RW 0x0000.0000 0x02C DMAENACLR WO - 0x030 DMAALTSET RW 0x0000.0000 0x034 DMAALTCLR WO - 0x038 DMAPRIOSET RW 0x0000.
PAGE 732
Micro Direct Memory Access (μDMA) Register 1: DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000 DMA Channel Source Address End Pointer (DMASRCENDP) is part of the Channel Control Structure and is used to specify the source address for a μDMA transfer. Note: The offset specified is from the base address of the control structure in system memory, not the μDMA module base address.
PAGE 733
Tiva™ TM4C129XNCZAD Microcontroller Register 2: DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004 DMA Channel Destination Address End Pointer (DMADSTENDP) is part of the Channel Control Structure and is used to specify the destination address for a μDMA transfer. Note: The offset specified is from the base address of the control structure in system memory, not the μDMA module base address.
PAGE 734
Micro Direct Memory Access (μDMA) Register 3: DMA Channel Control Word (DMACHCTL), offset 0x008 DMA Channel Control Word (DMACHCTL) is part of the Channel Control Structure and is used to specify parameters of a μDMA transfer. Note: The offset specified is from the base address of the control structure in system memory, not the μDMA module base address.
PAGE 735
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 29:28 DSTSIZE RW - Description Destination Data Size This field configures the destination item data size. Note: DSTSIZE must be the same as SRCSIZE. Value Description 0x0 Byte 8-bit data size 0x1 Half-word 16-bit data size 0x2 Word 32-bit data size 0x3 27:26 SRCINC RW - Reserved Source Address Increment This field configures the source address increment.
PAGE 736
Micro Direct Memory Access (μDMA) Bit/Field Name Type Reset 21 DSTPROT0 RW 0 Description Destination Privilege Access This bit controls the privilege access protection for destination data writes. Note: For AES,DES, or SHA accesses, this bit must be set to 1. Value Description 0 The access is non-privileged. 1 The access is privileged. 20:19 reserved RO - Software should not rely on the value of a reserved bit.
PAGE 737
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 13:4 XFERSIZE RW - Description Transfer Size (minus 1) This field configures the total number of items to transfer. The value of this field is 1 less than the number to transfer (value 0 means transfer 1 item). The maximum value for this 10-bit field is 1023 which represents a transfer size of 1024 items. The transfer size is the number of items, not the number of bytes.
PAGE 738
Micro Direct Memory Access (μDMA) Ping-Pong This mode uses both the primary and alternate control structures for this channel. When the number of transfers specified by the XFERSIZE field have completed for the current control structure (primary or alternate), the µDMA controller switches to the other one. These switches continue until one of the control structures is not set to ping-pong mode. At that point, the µDMA controller stops.
PAGE 739
Tiva™ TM4C129XNCZAD Microcontroller Register 4: DMA Status (DMASTAT), offset 0x000 The DMA Status (DMASTAT) register returns the status of the μDMA controller. You cannot read this register when the μDMA controller is in the reset state. DMA Status (DMASTAT) Base 0x400F.F000 Offset 0x000 Type RO, reset 0x001F.
PAGE 740
Micro Direct Memory Access (μDMA) Bit/Field Name Type Reset 0 MASTEN RO 0 Description Master Enable Status Value Description 0 The μDMA controller is disabled. 1 The μDMA controller is enabled.
PAGE 741
Tiva™ TM4C129XNCZAD Microcontroller Register 5: DMA Configuration (DMACFG), offset 0x004 The DMACFG register controls the configuration of the μDMA controller. DMA Configuration (DMACFG) Base 0x400F.
PAGE 742
Micro Direct Memory Access (μDMA) Register 6: DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008 The DMACTLBASE register must be configured so that the base pointer points to a location in system memory. The amount of system memory that must be assigned to the μDMA controller depends on the number of μDMA channels used and whether the alternate channel control data structure is used. See “Channel Configuration” on page 712 for details about the Channel Control Table.
PAGE 743
Tiva™ TM4C129XNCZAD Microcontroller Register 7: DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C The DMAALTBASE register returns the base address of the alternate channel control data. This register removes the necessity for application software to calculate the base address of the alternate channel control structures. This register cannot be read when the μDMA controller is in the reset state. DMA Alternate Channel Control Base Pointer (DMAALTBASE) Base 0x400F.
PAGE 744
Micro Direct Memory Access (μDMA) Register 8: DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010 This read-only register indicates that the μDMA channel is waiting on a request. A peripheral can hold off the μDMA from performing a single request until the peripheral is ready for a burst request to enhance the μDMA performance. The use of this feature is dependent on the design of the peripheral and is not controllable by software in any way.
PAGE 745
Tiva™ TM4C129XNCZAD Microcontroller Register 9: DMA Channel Software Request (DMASWREQ), offset 0x014 Each bit of the DMASWREQ register represents the corresponding μDMA channel. Setting a bit generates a request for the specified μDMA channel. DMA Channel Software Request (DMASWREQ) Base 0x400F.
PAGE 746
Micro Direct Memory Access (μDMA) Register 10: DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018 Each bit of the DMAUSEBURSTSET register represents the corresponding μDMA channel. Setting a bit disables the channel's single request input from generating requests, configuring the channel to only accept burst requests. Reading the register returns the status of USEBURST.
PAGE 747
Tiva™ TM4C129XNCZAD Microcontroller Register 11: DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C Each bit of the DMAUSEBURSTCLR register represents the corresponding μDMA channel. Setting a bit clears the corresponding SET[n] bit in the DMAUSEBURSTSET register. DMA Channel Useburst Clear (DMAUSEBURSTCLR) Base 0x400F.
PAGE 748
Micro Direct Memory Access (μDMA) Register 12: DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020 Each bit of the DMAREQMASKSET register represents the corresponding μDMA channel. Setting a bit disables μDMA requests for the channel. Reading the register returns the request mask status. When a μDMA channel's request is masked, that means the peripheral can no longer request μDMA transfers. The channel can then be used for software-initiated transfers.
PAGE 749
Tiva™ TM4C129XNCZAD Microcontroller Register 13: DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024 Each bit of the DMAREQMASKCLR register represents the corresponding μDMA channel. Setting a bit clears the corresponding SET[n] bit in the DMAREQMASKSET register. DMA Channel Request Mask Clear (DMAREQMASKCLR) Base 0x400F.
PAGE 750
Micro Direct Memory Access (μDMA) Register 14: DMA Channel Enable Set (DMAENASET), offset 0x028 Each bit of the DMAENASET register represents the corresponding µDMA channel. Setting a bit enables the corresponding µDMA channel. Reading the register returns the enable status of the channels. If a channel is enabled but the request mask is set (DMAREQMASKSET), then the channel can be used for software-initiated transfers. DMA Channel Enable Set (DMAENASET) Base 0x400F.F000 Offset 0x028 Type RW, reset 0x0000.
PAGE 751
Tiva™ TM4C129XNCZAD Microcontroller Register 15: DMA Channel Enable Clear (DMAENACLR), offset 0x02C Each bit of the DMAENACLR register represents the corresponding µDMA channel. Setting a bit clears the corresponding SET[n] bit in the DMAENASET register. DMA Channel Enable Clear (DMAENACLR) Base 0x400F.
PAGE 752
Micro Direct Memory Access (μDMA) Register 16: DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030 Each bit of the DMAALTSET register represents the corresponding µDMA channel. Setting a bit configures the µDMA channel to use the alternate control data structure. Reading the register returns the status of which control data structure is in use for the corresponding µDMA channel. DMA Channel Primary Alternate Set (DMAALTSET) Base 0x400F.F000 Offset 0x030 Type RW, reset 0x0000.
PAGE 753
Tiva™ TM4C129XNCZAD Microcontroller Register 17: DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034 Each bit of the DMAALTCLR register represents the corresponding μDMA channel. Setting a bit clears the corresponding SET[n] bit in the DMAALTSET register. DMA Channel Primary Alternate Clear (DMAALTCLR) Base 0x400F.
PAGE 754
Micro Direct Memory Access (μDMA) Register 18: DMA Channel Priority Set (DMAPRIOSET), offset 0x038 Each bit of the DMAPRIOSET register represents the corresponding µDMA channel. Setting a bit configures the µDMA channel to have a high priority level. Reading the register returns the status of the channel priority mask. DMA Channel Priority Set (DMAPRIOSET) Base 0x400F.F000 Offset 0x038 Type RW, reset 0x0000.
PAGE 755
Tiva™ TM4C129XNCZAD Microcontroller Register 19: DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C Each bit of the DMAPRIOCLR register represents the corresponding µDMA channel. Setting a bit clears the corresponding SET[n] bit in the DMAPRIOSET register. DMA Channel Priority Clear (DMAPRIOCLR) Base 0x400F.
PAGE 756
Micro Direct Memory Access (μDMA) Register 20: DMA Bus Error Clear (DMAERRCLR), offset 0x04C The DMAERRCLR register is used to read and clear the µDMA bus error status. The error status is set if the μDMA controller encountered a bus error while performing a transfer. If a bus error occurs on a channel, that channel is automatically disabled by the μDMA controller. The other channels are unaffected. DMA Bus Error Clear (DMAERRCLR) Base 0x400F.F000 Offset 0x04C Type RW, reset 0x0000.
PAGE 757
Tiva™ TM4C129XNCZAD Microcontroller Register 21: DMA Channel Assignment (DMACHASGN), offset 0x500 Each bit of the DMACHASGN register represents the corresponding µDMA channel. Setting a bit selects the secondary channel assignment as specified in Table 9-1 on page 709. Note: This register is provided to support legacy software. New software should use the DMACHMAPn registers. If a bit is clear in this register, the corresponding field in the DMACHMAPn registers is configured to 0x0.
PAGE 758
Micro Direct Memory Access (μDMA) Register 22: DMA Channel Map Select 0 (DMACHMAP0), offset 0x510 Each 4-bit field of the DMACHMAP0 register configures the μDMA channel assignment as specified in Table 9-1 on page 709. Note: To support legacy software which uses the DMA Channel Assignment (DMACHASGN) register, a value of 0x0 is equivalent to a DMACHASGN bit being clear, and a value of 0x1 is equivalent to a DMACHASGN bit being set. DMA Channel Map Select 0 (DMACHMAP0) Base 0x400F.
PAGE 759
Tiva™ TM4C129XNCZAD Microcontroller Register 23: DMA Channel Map Select 1 (DMACHMAP1), offset 0x514 Each 4-bit field of the DMACHMAP1 register configures the μDMA channel assignment as specified in Table 9-1 on page 709. Note: To support legacy software which uses the DMA Channel Assignment (DMACHASGN) register, a value of 0x0 is equivalent to a DMACHASGN bit being clear, and a value of 0x1 is equivalent to a DMACHASGN bit being set. DMA Channel Map Select 1 (DMACHMAP1) Base 0x400F.
PAGE 760
Micro Direct Memory Access (μDMA) Register 24: DMA Channel Map Select 2 (DMACHMAP2), offset 0x518 Each 4-bit field of the DMACHMAP2 register configures the μDMA channel assignment as specified in Table 9-1 on page 709. Note: To support legacy software which uses the DMA Channel Assignment (DMACHASGN) register, a value of 0x0 is equivalent to a DMACHASGN bit being clear, and a value of 0x1 is equivalent to a DMACHASGN bit being set. DMA Channel Map Select 2 (DMACHMAP2) Base 0x400F.
PAGE 761
Tiva™ TM4C129XNCZAD Microcontroller Register 25: DMA Channel Map Select 3 (DMACHMAP3), offset 0x51C Each 4-bit field of the DMACHMAP3 register configures the μDMA channel assignment as specified in Table 9-1 on page 709. Note: To support legacy software which uses the DMA Channel Assignment (DMACHASGN) register, a value of 0x0 is equivalent to a DMACHASGN bit being clear, and a value of 0x1 is equivalent to a DMACHASGN bit being set. DMA Channel Map Select 3 (DMACHMAP3) Base 0x400F.
PAGE 762
Micro Direct Memory Access (μDMA) Register 26: DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0 The DMAPeriphIDn registers are hard-coded, and the fields within the registers determine the reset values. DMA Peripheral Identification 0 (DMAPeriphID0) Base 0x400F.F000 Offset 0xFE0 Type RO, reset 0x0000.
PAGE 763
Tiva™ TM4C129XNCZAD Microcontroller Register 27: DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4 The DMAPeriphIDn registers are hard-coded, and the fields within the registers determine the reset values. DMA Peripheral Identification 1 (DMAPeriphID1) Base 0x400F.F000 Offset 0xFE4 Type RO, reset 0x0000.
PAGE 764
Micro Direct Memory Access (μDMA) Register 28: DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8 The DMAPeriphIDn registers are hard-coded, and the fields within the registers determine the reset values. DMA Peripheral Identification 2 (DMAPeriphID2) Base 0x400F.F000 Offset 0xFE8 Type RO, reset 0x0000.
PAGE 765
Tiva™ TM4C129XNCZAD Microcontroller Register 29: DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC The DMAPeriphIDn registers are hard-coded and the fields within the registers determine the reset values. DMA Peripheral Identification 3 (DMAPeriphID3) Base 0x400F.F000 Offset 0xFEC Type RO, reset 0x0000.
PAGE 766
Micro Direct Memory Access (μDMA) Register 30: DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0 The DMAPeriphIDn registers are hard-coded, and the fields within the registers determine the reset values. DMA Peripheral Identification 4 (DMAPeriphID4) Base 0x400F.F000 Offset 0xFD0 Type RO, reset 0x0000.
PAGE 767
Tiva™ TM4C129XNCZAD Microcontroller Register 31: DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0 The DMAPCellIDn registers are hard-coded, and the fields within the registers determine the reset values. DMA PrimeCell Identification 0 (DMAPCellID0) Base 0x400F.F000 Offset 0xFF0 Type RO, reset 0x0000.
PAGE 768
Micro Direct Memory Access (μDMA) Register 32: DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4 The DMAPCellIDn registers are hard-coded, and the fields within the registers determine the reset values. DMA PrimeCell Identification 1 (DMAPCellID1) Base 0x400F.F000 Offset 0xFF4 Type RO, reset 0x0000.
PAGE 769
Tiva™ TM4C129XNCZAD Microcontroller Register 33: DMA PrimeCell Identification 2 (DMAPCellID2), offset 0xFF8 The DMAPCellIDn registers are hard-coded, and the fields within the registers determine the reset values. DMA PrimeCell Identification 2 (DMAPCellID2) Base 0x400F.F000 Offset 0xFF8 Type RO, reset 0x0000.
PAGE 770
Micro Direct Memory Access (μDMA) Register 34: DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC The DMAPCellIDn registers are hard-coded, and the fields within the registers determine the reset values. DMA PrimeCell Identification 3 (DMAPCellID3) Base 0x400F.F000 Offset 0xFFC Type RO, reset 0x0000.
PAGE 771
Tiva™ TM4C129XNCZAD Microcontroller 10 General-Purpose Input/Outputs (GPIOs) The GPIO module is composed of physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, Port H, Port J, Port K, Port L, Port M, Port N, Port P, Port Q, Port R, Port S, Port T). The GPIO module supports up to 140 programmable input/output pins, depending on the peripherals being used.
PAGE 772
General-Purpose Input/Outputs (GPIOs) 10.1 Signal Description GPIO signals have alternate hardware functions. The following table lists the GPIO pins and their analog and digital alternate functions. All GPIO signals are 5-V tolerant when configured as inputs except for PB0 and PB1, which are limited to 3.6 V.
PAGE 773
Tiva™ TM4C129XNCZAD Microcontroller Table 10-2.
PAGE 774
General-Purpose Input/Outputs (GPIOs) Table 10-2.
PAGE 775
Tiva™ TM4C129XNCZAD Microcontroller Table 10-2.
PAGE 776
General-Purpose Input/Outputs (GPIOs) Table 10-2.
PAGE 777
Tiva™ TM4C129XNCZAD Microcontroller 10.2 Pad Capabilities There are two main types of pads provided on the device: ■ Fast GPIO pads: These pads provide variable, programmable drive strength and optimized voltage output levels. ■ Slow GPIO pads: These pads provide 2-mA drive strength and are designed to be sensitive to voltage inputs.
PAGE 778
General-Purpose Input/Outputs (GPIOs) Figure 10-1.
PAGE 779
Tiva™ TM4C129XNCZAD Microcontroller Figure 10-2.
PAGE 780
General-Purpose Input/Outputs (GPIOs) 10.3.1.1 Data Direction Operation The GPIO Direction (GPIODIR) register (see page 791) is used to configure each individual pin as an input or output. When the data direction bit is cleared, the GPIO is configured as an input, and the corresponding data register bit captures and stores the value on the GPIO port. When the data direction bit is set, the GPIO is configured as an output, and the corresponding data register bit is driven out on the GPIO port. 10.3.1.
PAGE 781
Tiva™ TM4C129XNCZAD Microcontroller 10.3.2 Interrupt Control The interrupt capabilities of each GPIO port are controlled by a set of seven registers. These registers are used to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts.
PAGE 782
General-Purpose Input/Outputs (GPIOs) an ADC conversion is initiated. See page 1239. Note that whether the GPIO is configured to trigger on edge events or level events, a single-clock ADC trigger pulse is created in either event. Thus, when a level event is selected, the ADC sample sequence will run only one time and multiple sample sequences will not be executed if the level remains the same. It is recommended that edge events be used as ADC trigger source.
PAGE 783
Tiva™ TM4C129XNCZAD Microcontroller 10.3.4 Commit Control The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins and the NMI pin (see “Signal Tables” on page 2034 for pin numbers).
PAGE 784
General-Purpose Input/Outputs (GPIOs) Table 10-3. GPIO Drive Strength Options EDE (GPIOPP) X 1 1 1 10.3.
PAGE 785
Tiva™ TM4C129XNCZAD Microcontroller 8. Program each pad in the port to have either pull-up, pull-down, or open drain functionality through the GPIOPUR, GPIOPDR, GPIOODR register. Slew rate may also be programmed, if needed, through the GPIOSLR register. 9. To enable GPIO pins as digital I/Os, set the appropriate DEN bit in the GPIODEN register. To enable GPIO pins to their analog function (if available), set the GPIOAMSEL bit in the GPIOAMSEL register. 10.
PAGE 786
General-Purpose Input/Outputs (GPIOs) Table 10-5. GPIO Interrupt Configuration Example a Pin 2 Bit Value Desired Interrupt Event Trigger Register GPIOIS 7 0=edge 6 5 4 3 2 1 0 X X X X X 0 X X X X X X X 0 X X X X X X X 1 X X 0 0 0 0 0 1 0 0 1=level GPIOIBE 0=single edge 1=both edges GPIOIEV 0=Low level, or falling edge 1=High level, or rising edge GPIOIM 0=masked 1=not masked a. X=Ignored (don’t care bit) 10.
PAGE 787
Tiva™ TM4C129XNCZAD Microcontroller Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0), with the exception of the pins shown in the table below. A Power-On-Reset (POR) puts the pins back to their default state. Table 10-6.
PAGE 788
General-Purpose Input/Outputs (GPIOs) Table 10-7. GPIO Register Map (continued) Offset Name 0x508 Description See page Type Reset GPIODR8R RW 0x0000.0000 GPIO 8-mA Drive Select 805 0x50C GPIOODR RW 0x0000.0000 GPIO Open Drain Select 806 0x510 GPIOPUR RW - GPIO Pull-Up Select 807 0x514 GPIOPDR RW 0x0000.0000 GPIO Pull-Down Select 809 0x518 GPIOSLR RW 0x0000.0000 GPIO Slew Rate Control Select 811 0x51C GPIODEN RW - GPIO Digital Enable 812 0x520 GPIOLOCK RW 0x0000.
PAGE 789
Tiva™ TM4C129XNCZAD Microcontroller 10.6 Register Descriptions The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.
PAGE 790
General-Purpose Input/Outputs (GPIOs) Register 1: GPIO Data (GPIODATA), offset 0x000 The GPIODATA register is the data register. In software control mode, values written in the GPIODATA register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the GPIO Direction (GPIODIR) register (see page 791). In order to write to GPIODATA, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be set.
PAGE 791
Tiva™ TM4C129XNCZAD Microcontroller Register 2: GPIO Direction (GPIODIR), offset 0x400 The GPIODIR register is the data direction register. Setting a bit in the GPIODIR register configures the corresponding pin to be an output, while clearing a bit configures the corresponding pin to be an input. All bits are cleared by a reset, meaning all GPIO pins are inputs by default. GPIO Direction (GPIODIR) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.
PAGE 792
General-Purpose Input/Outputs (GPIOs) Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404 The GPIOIS register is the interrupt sense register. Setting a bit in the GPIOIS register configures the corresponding pin to detect levels, while clearing a bit configures the corresponding pin to detect edges. All bits are cleared by a reset. GPIO Interrupt Sense (GPIOIS) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.
PAGE 793
Tiva™ TM4C129XNCZAD Microcontroller Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408 The GPIOIBE register allows both edges to cause interrupts. When the corresponding bit in the GPIO Interrupt Sense (GPIOIS) register (see page 792) is set to detect edges, setting a bit in the GPIOIBE register configures the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the GPIO Interrupt Event (GPIOIEV) register (see page 794).
PAGE 794
General-Purpose Input/Outputs (GPIOs) Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C The GPIOIEV register is the interrupt event register. Setting a bit in the GPIOIEV register configures the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the GPIO Interrupt Sense (GPIOIS) register (see page 792). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in the GPIOIS register.
PAGE 795
Tiva™ TM4C129XNCZAD Microcontroller Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410 The GPIOIM register is the interrupt mask register. Setting a bit in the GPIOIM register allows interrupts that are generated by the corresponding pin to be sent to the interrupt controller on the combined interrupt signal. Clearing a bit prevents an interrupt on the corresponding pin from being sent to the interrupt controller. All bits are cleared by a reset.
PAGE 796
General-Purpose Input/Outputs (GPIOs) Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414 The GPIORIS register is the raw interrupt status register. A bit in this register is set when an interrupt condition occurs on the corresponding GPIO pin or if a µDMA done interrupt occurs. If the corresponding bit in the GPIO Interrupt Mask (GPIOIM) register (see page 795) is set, the interrupt is sent to the interrupt controller.
PAGE 797
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 7:0 RIS RO 0x00 GPIO Interrupt Raw Status Value Description 0 An interrupt condition has not occurred on the corresponding pin. 1 An interrupt condition has occurred on the corresponding pin. For edge-detect interrupts, this bit is cleared by writing a 1 to the corresponding bit in the GPIOICR register. For a GPIO level-detect interrupt, the bit is cleared when the level is deasserted.
PAGE 798
General-Purpose Input/Outputs (GPIOs) Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418 The GPIOMIS register is the masked interrupt status register. If a bit is set in this register, the corresponding interrupt has triggered an interrupt to the interrupt controller. If a bit is clear, either no interrupt has been generated, or the interrupt is masked. Note that if the Port B GPIOADCCTL register is cleared, PB4 can still be used as an external trigger for the ADC.
PAGE 799
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 7:0 MIS RO 0x00 GPIO Masked Interrupt Status Value Description 0 An interrupt condition on the corresponding pin is masked or has not occurred. 1 An interrupt condition on the corresponding pin has triggered an interrupt to the interrupt controller. For edge-detect interrupts, this bit is cleared by writing a 1 to the corresponding bit in the GPIOICR register.
PAGE 800
General-Purpose Input/Outputs (GPIOs) Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C The GPIOICR register is the interrupt clear register. Writing a 1 to the DMAIC bit in this register clears the corresponding interrupt bit in the GPIORIS and GPIOMIS registers. For edge-detect interrupts, writing a 1 to the IC bit in the GPIOICR register clears the corresponding bit in the GPIORIS and GPIOMIS registers. If the interrupt is a level-detect, the IC bit in this register has no effect.
PAGE 801
Tiva™ TM4C129XNCZAD Microcontroller Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420 Note: Tamper pins enabled in the Hibernate Tamper IO Control and Status (HIBTPIO) register override the AFSEL configuration. The GPIOAFSEL register is the mode control select register. If a bit is clear, the pin is used as a GPIO and is controlled by the GPIO registers. Setting a bit in this register configures the corresponding GPIO line to be controlled by an associated peripheral.
PAGE 802
General-Purpose Input/Outputs (GPIOs) When using the I2C module, in addition to setting the GPIOAFSEL register bits for the I2C clock and data pins, the data pins should be set to open drain using the GPIO Open Drain Select (GPIOODR) register (see examples in “Initialization and Configuration” on page 784). GPIO Alternate Function Select (GPIOAFSEL) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.
PAGE 803
Tiva™ TM4C129XNCZAD Microcontroller Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500 The GPIODR2R register is the 2-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the GPIODR4R register and DRV8 bit in the GPIODR8R register are automatically cleared by hardware. By default, all GPIO pins have 2-mA drive.
PAGE 804
General-Purpose Input/Outputs (GPIOs) Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504 The GPIODR4R register is the 4-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the GPIODR2R register and DRV8 bit in the GPIODR8R register are automatically cleared by hardware. Note: This register has no effect on port pins PL6 and PL7.
PAGE 805
Tiva™ TM4C129XNCZAD Microcontroller Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508 The GPIODR8R register is the 8-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the GPIODR2R register and DRV4 bit in the GPIODR4R register are automatically cleared by hardware. The 8-mA setting is also used for high-current operation.
PAGE 806
General-Purpose Input/Outputs (GPIOs) Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C The GPIOODR register is the open drain control register. Setting a bit in this register enables the open-drain configuration of the corresponding GPIO pad. When open-drain mode is enabled, the corresponding bit should also be set in the GPIO Digital Enable (GPIODEN) register (see page 812).
PAGE 807
Tiva™ TM4C129XNCZAD Microcontroller Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510 The GPIOPUR register is the pull-up control register. When a bit is set, a weak pull-up resistor on the corresponding GPIO signal is enabled. Setting a bit in GPIOPUR automatically clears the corresponding bit in the GPIO Pull-Down Select (GPIOPDR) register (see page 809). Write access to this register is protected with the GPIOCR register.
PAGE 808
General-Purpose Input/Outputs (GPIOs) GPIO Pull-Up Select (GPIOPUR) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.
PAGE 809
Tiva™ TM4C129XNCZAD Microcontroller Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514 The GPIOPDR register is the pull-down control register. When a bit is set, a weak pull-down resistor on the corresponding GPIO signal is enabled. Setting a bit in GPIOPDR automatically clears the corresponding bit in the GPIO Pull-Up Select (GPIOPUR) register (see page 807).
PAGE 810
General-Purpose Input/Outputs (GPIOs) GPIO Pull-Down Select (GPIOPDR) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.
PAGE 811
Tiva™ TM4C129XNCZAD Microcontroller Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518 The GPIOSLR register is the slew rate control register. Slew rate control is only available when using the 8-mA, 10-mA or 12-mA drive strength option. The selection of drive strength is done through the GPIO Drive Select (GPIODRnR registers and the GPIO Peripheral Configuration (GPIOPC) register. Note: This register has no effect on port pins PL6 and PL7.
PAGE 812
General-Purpose Input/Outputs (GPIOs) Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C Note: Pins configured as digital inputs are Schmitt-triggered. The GPIODEN register is the digital enable register. By default, all GPIO signals except those listed below are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver.
PAGE 813
Tiva™ TM4C129XNCZAD Microcontroller GPIO Digital Enable (GPIODEN) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.
PAGE 814
General-Purpose Input/Outputs (GPIOs) Register 19: GPIO Lock (GPIOLOCK), offset 0x520 The GPIOLOCK register enables write access to the GPIOCR register (see page 815). Writing 0x4C4F.434B to the GPIOLOCK register unlocks the GPIOCR register. Writing any other value to the GPIOLOCK register re-enables the locked state. Reading the GPIOLOCK register returns the lock status rather than the 32-bit value that was previously written.
PAGE 815
Tiva™ TM4C129XNCZAD Microcontroller Register 20: GPIO Commit (GPIOCR), offset 0x524 The GPIOCR register is the commit register. The value of the GPIOCR register determines which bits of the GPIOAFSEL, GPIOPUR, GPIOPDR, and GPIODEN registers are committed when a write to these registers is performed. If a bit in the GPIOCR register is cleared, the data being written to the corresponding bit in the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN registers cannot be committed and retains its previous value.
PAGE 816
General-Purpose Input/Outputs (GPIOs) Bit/Field Name Type Reset 31:8 reserved RO 0x0000.00 7:0 CR - - Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. GPIO Commit Value Description 0 The corresponding GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN bits cannot be written.
PAGE 817
Tiva™ TM4C129XNCZAD Microcontroller Register 21: GPIO Analog Mode Select (GPIOAMSEL), offset 0x528 Important: This register is only valid for ports and pins that can be used as ADC AINx inputs. If any pin is to be used as an ADC input, the appropriate bit in GPIOAMSEL must be set to disable the analog isolation circuit. The GPIOAMSEL register controls isolation circuits to the analog side of a unified I/O pad. Because the GPIOs may be driven by a 3.
PAGE 818
General-Purpose Input/Outputs (GPIOs) Register 22: GPIO Port Control (GPIOPCTL), offset 0x52C The GPIOPCTL register is used in conjunction with the GPIOAFSEL register and selects the specific peripheral signal for each GPIO pin when using the alternate function mode. Most bits in the GPIOAFSEL register are cleared on reset, therefore most GPIO pins are configured as GPIOs by default. When a bit is set in the GPIOAFSEL register, the corresponding GPIO signal is controlled by an associated peripheral.
PAGE 819
Tiva™ TM4C129XNCZAD Microcontroller GPIO Port Control (GPIOPCTL) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.
PAGE 820
General-Purpose Input/Outputs (GPIOs) Register 23: GPIO ADC Control (GPIOADCCTL), offset 0x530 This register is used to configure a GPIO pin as a source for the ADC trigger. Note that if the Port B GPIOADCCTL register is cleared, PB4 can still be used as an external trigger for the ADC. This is a legacy mode which allows code written for previous devices to operate on this microcontroller. GPIO ADC Control (GPIOADCCTL) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.
PAGE 821
Tiva™ TM4C129XNCZAD Microcontroller Register 24: GPIO DMA Control (GPIODMACTL), offset 0x534 This register is used to configure a GPIO pin as a source for the μDMA trigger. GPIO DMA Control (GPIODMACTL) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (AHB) base: 0x4005.
PAGE 822
General-Purpose Input/Outputs (GPIOs) Register 25: GPIO Select Interrupt (GPIOSI), offset 0x538 This register is used to enable individual interrupts for each pin. Note: This register is only available on Port P and Port Q. GPIO Select Interrupt (GPIOSI) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (AHB) base: 0x4005.
PAGE 823
Tiva™ TM4C129XNCZAD Microcontroller Register 26: GPIO 12-mA Drive Select (GPIODR12R), offset 0x53C The GPIODR12R register is the 12-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. Note: This register has no effect on port pins PL6 and PL7 or PM[7:4]. GPIO 12-mA Drive Select (GPIODR12R) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.
PAGE 824
General-Purpose Input/Outputs (GPIOs) Register 27: GPIO Wake Pin Enable (GPIOWAKEPEN), offset 0x540 This register is used to configure K[7:4] as a wake enable source for the hibernation module. The wake level must be programmed in the GPIOWAKELVL register at offset 0x544. In order for this register configuration to become implemented, the WUUNLK bit needs to be set in the HIBIO register at offset 0x02C in the hibernation module. Note: This register is only available on Port K.
PAGE 825
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 WAKEP5 RW 0 Description K[5] Wake Enable Value Description 4 WAKEP4 RW 0 0 Wake-on level is not enabled. 1 Wake-on level is enabled. K[4] Wake Enable Value Description 3:0 reserved RO 0 0 Wake-on level is not enabled. 1 Wake-on level is enabled. Software should not rely on the value of a reserved bit.
PAGE 826
General-Purpose Input/Outputs (GPIOs) Register 28: GPIO Wake Level (GPIOWAKELVL), offset 0x544 This register is used to configure the wake level for K[7:4] in the hibernation module. The wake source must be enabled in the GPIOWAKEPEN register at offset 0x540. In order for this register configuration to become implemented, the WUUNLK bit needs to be set in the HIBIO register at offset 0x02C in the hibernation module. Note: This register is only available on Port K.
PAGE 827
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 WAKELVL5 RW 0 Description K[5] Wake Level Value Description 4 WAKELVL4 RW 0 0 Wake level low 1 Wake level high K[4] Wake Level Value Description 3:0 reserved RO 0 0 Wake level low 1 Wake level high Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 828
General-Purpose Input/Outputs (GPIOs) Register 29: GPIO Wake Status (GPIOWAKESTAT), offset 0x548 This register indicates the GPIO wake event status. If a register bit has been set for K[7:4] , a wake event signal has been sent to the Hibernate module. Note: This register is only available on Port K. GPIO Wake Status (GPIOWAKESTAT) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (AHB) base: 0x4005.
PAGE 829
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 STAT5 RO 0 Description K[5] Wake Status This is for future use. Value Description 4 STAT4 RO 0 0 Pin is not wake up source 1 Pin wake event asserted to hibernate module K[4] Wake Status Value Description 3:0 reserved RO 0 0 Pin is not wake up source 1 Pin wake event asserted to hibernate module Software should not rely on the value of a reserved bit.
PAGE 830
General-Purpose Input/Outputs (GPIOs) Register 30: GPIO Peripheral Property (GPIOPP), offset 0xFC0 The GPIOPP register provides information regarding the GPIO properties. GPIO Peripheral Property (GPIOPP) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (AHB) base: 0x4005.
PAGE 831
Tiva™ TM4C129XNCZAD Microcontroller Register 31: GPIO Peripheral Configuration (GPIOPC), offset 0xFC4 This GPIOPC register controls the extended drive modes of the GPIO and must be configured before the GPIODRnR registers in order for extended drive mode to take effect. When the EDE bit in GPIOPP register is set and the EDMn bit field is non-zero, the GPIODRnR registers do not drive their default value, but instead output an incremental drive strength, which has an additive effect.
PAGE 832
General-Purpose Input/Outputs (GPIOs) GPIO Peripheral Configuration (GPIOPC) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.
PAGE 833
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1:0 EDM0 RW 0 Description Extended Drive Mode Bit 0 This field controls extended drive modes of bit 0 of the GPIO port. Note that depending on the encoding used the GPIO drive strength control registers may change their decoding. Moreover, the write one, clear other register behavior may be disabled. Value Description 0x0 Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal.
PAGE 834
General-Purpose Input/Outputs (GPIOs) Register 32: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0 The GPIOPeriphID4, GPIOPeriphID5, GPIOPeriphID6, and GPIOPeriphID7 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral. GPIO Peripheral Identification 4 (GPIOPeriphID4) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.
PAGE 835
Tiva™ TM4C129XNCZAD Microcontroller Register 33: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4 The GPIOPeriphID4, GPIOPeriphID5, GPIOPeriphID6, and GPIOPeriphID7 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral. GPIO Peripheral Identification 5 (GPIOPeriphID5) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.
PAGE 836
General-Purpose Input/Outputs (GPIOs) Register 34: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8 The GPIOPeriphID4, GPIOPeriphID5, GPIOPeriphID6, and GPIOPeriphID7 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral. GPIO Peripheral Identification 6 (GPIOPeriphID6) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.
PAGE 837
Tiva™ TM4C129XNCZAD Microcontroller Register 35: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC The GPIOPeriphID4, GPIOPeriphID5, GPIOPeriphID6, and GPIOPeriphID7 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral. GPIO Peripheral Identification 7 (GPIOPeriphID7) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.
PAGE 838
General-Purpose Input/Outputs (GPIOs) Register 36: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0 The GPIOPeriphID0, GPIOPeriphID1, GPIOPeriphID2, and GPIOPeriphID3 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral. GPIO Peripheral Identification 0 (GPIOPeriphID0) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.
PAGE 839
Tiva™ TM4C129XNCZAD Microcontroller Register 37: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4 The GPIOPeriphID0, GPIOPeriphID1, GPIOPeriphID2, and GPIOPeriphID3 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral. GPIO Peripheral Identification 1 (GPIOPeriphID1) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.
PAGE 840
General-Purpose Input/Outputs (GPIOs) Register 38: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8 The GPIOPeriphID0, GPIOPeriphID1, GPIOPeriphID2, and GPIOPeriphID3 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral. GPIO Peripheral Identification 2 (GPIOPeriphID2) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.
PAGE 841
Tiva™ TM4C129XNCZAD Microcontroller Register 39: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC The GPIOPeriphID0, GPIOPeriphID1, GPIOPeriphID2, and GPIOPeriphID3 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral. GPIO Peripheral Identification 3 (GPIOPeriphID3) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.
PAGE 842
General-Purpose Input/Outputs (GPIOs) Register 40: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0 The GPIOPCellID0, GPIOPCellID1, GPIOPCellID2, and GPIOPCellID3 registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system. GPIO PrimeCell Identification 0 (GPIOPCellID0) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.
PAGE 843
Tiva™ TM4C129XNCZAD Microcontroller Register 41: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4 The GPIOPCellID0, GPIOPCellID1, GPIOPCellID2, and GPIOPCellID3 registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system. GPIO PrimeCell Identification 1 (GPIOPCellID1) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.
PAGE 844
General-Purpose Input/Outputs (GPIOs) Register 42: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8 The GPIOPCellID0, GPIOPCellID1, GPIOPCellID2, and GPIOPCellID3 registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system. GPIO PrimeCell Identification 2 (GPIOPCellID2) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.
PAGE 845
Tiva™ TM4C129XNCZAD Microcontroller Register 43: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC The GPIOPCellID0, GPIOPCellID1, GPIOPCellID2, and GPIOPCellID3 registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system. GPIO PrimeCell Identification 3 (GPIOPCellID3) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.
PAGE 846
External Peripheral Interface (EPI) 11 External Peripheral Interface (EPI) The External Peripheral Interface is a high-speed parallel bus for external peripherals or memory. It has several modes of operation to interface gluelessly to many types of external devices. The External Peripheral Interface is similar to a standard microprocessor address/data bus, except that it must typically be connected to just one type of external device.
PAGE 847
Tiva™ TM4C129XNCZAD Microcontroller – Support for up to 512 Mb PSRAM in quad chip select mode, with dedicated configuration register read and write enable.
PAGE 848
External Peripheral Interface (EPI) Figure 11-1. EPI Block Diagram General Parallel GPIO NBRFIFO 8 x 32 bits WFIFO SDRAM 4 x 32 bits AHB Bus Interface With DMA AHB EPI 31:0 Host Bus Baud Rate Control (Clock) Wide Parallel Interface 11.2 Signal Description The following table lists the external signals of the EPI controller and describes the function of each. The EPI controller signals are alternate functions for GPIO signals and default to be GPIO signals at reset.
PAGE 849
Tiva™ TM4C129XNCZAD Microcontroller Table 11-1. External Peripheral Interface Signals (212BGA) (continued) Pin Name EPI0S8 11.3 Pin Number Pin Mux / Pin Assignment V5 Pin Type Buffer Type Description PA6 (15) I/O TTL EPI module 0 signal 8. EPI0S9 R7 PA7 (15) I/O TTL EPI module 0 signal 9. EPI0S10 T14 PG1 (15) I/O TTL EPI module 0 signal 10. EPI0S11 N15 PG0 (15) I/O TTL EPI module 0 signal 11. EPI0S12 L19 PM3 (15) I/O TTL EPI module 0 signal 12.
PAGE 850
External Peripheral Interface (EPI) to continue operation. In addition, write data can also be stored in the WFIFO to allow multiple writes with no stalls. Note: Both the WTAV bit field in the EPIWFIFOCNT register and the WBUSY bit in the EPISTAT register must be polled to determine if there is a current write transaction from the WFIFO. If both of these bits are clear, then a new bus access may begin. Main read and write operations can be performed in subsets of the range 0x6000.0000 to 0xDFFF.FFFF.
PAGE 851
Tiva™ TM4C129XNCZAD Microcontroller To cancel a non-blocking read, the EPIRPSTDn register is cleared. Care must be taken, however if the register set was active to drain away any values read into the NBRFIFO and ensure that any read in progress is allowed to complete.
PAGE 852
External Peripheral Interface (EPI) empty or the WFIFO is full. Note that when the µDMA controller is stalled, the core continues operation. See “Micro Direct Memory Access (μDMA)” on page 707 for more information on configuring the µDMA. The size of the FIFOs must be taken into consideration when configuring the µDMA to transfer data to and from the EPI. The arbitration size should be 4 or less when writing to EPI address space and 8 or less when reading from EPI address space. 11.
PAGE 853
Tiva™ TM4C129XNCZAD Microcontroller states as actions or commands (see “Register Descriptions” on page 789). Normally, a pull-up or pull-down is needed on the board to at least control the chip-select or chip-enable as the TM4C129XNCZAD GPIOs come out of reset in tri-state. 11.4.1 EPI Interface Options There are a variety of memories and peripherals that can interface to the EPI module. Table 11-2 on page 853 shows the various configurations with their maximum performance. Table 11-2.
PAGE 854
External Peripheral Interface (EPI) The FREQ field must be configured according to the value that represents the range being used. Based on the range selected, the number of external clocks used between certain operations (for example, PRECHARGE or ACTIVATE) is determined. If a higher frequency is given than is used, then the only downside is that the peripheral is slower (uses more cycles for these delays). If a lower frequency is given, incorrect operation occurs.
PAGE 855
Tiva™ TM4C129XNCZAD Microcontroller 11.4.2.2 Refresh Configuration The refresh count is based on the external clock speed and the number of rows per bank as well as the refresh period. The RFSH field represents how many external clock cycles remain before an AUTO-REFRESH is required. The normal formula is: RFSH = (tRefresh_us / number_rows) / ext_clock_period A refresh period is normally 64 ms, or 64000 μs. The number of rows is normally 4096 or 8192.
PAGE 856
External Peripheral Interface (EPI) Figure 11-2. SDRAM Non-Blocking Read Cycle CLK (EPI0S31) CKE (EPI0S30) CSn (EPI0S29) WEn (EPI0S28) RASn (EPI0S19) CASn (EPI0S18) DQMH, DQML (EPI0S [17:16]) AD [15:0] (EPI0S [15:0]) Row Column Activate NOP Data 0 Read Data 1 ... Data n Burst Term NOP AD [15:0] driven in AD [15:0] driven out 11.4.2.5 AD [15:0] driven out Normal Read Cycle Figure 11-3 on page 856 shows a normal read cycle of n halfwords; n can be 1 or 2.
PAGE 857
Tiva™ TM4C129XNCZAD Microcontroller 11.4.2.6 Write Cycle Figure 11-4 on page 857 shows a write cycle of n halfwords; n can be any number greater than or equal to 1. The cycle begins with the Activate command and the row address on the EPI0S[15:0] signals. With the programmed CAS latency of 2, the Write command with the column address on the EPI0S[15:0] signals follows after 2 clock cycles. When writing to SDRAMs, the Write command is presented with the first halfword of data.
PAGE 858
External Peripheral Interface (EPI) can be active High or Low by clearing or setting the ALEHIGH bit in the EPI Host-Bus n Configuration (EPIHBnCFGn) register. CSn is best used for Host-Bus unmuxed mode in which EPI address and data pins are separate. The CSn indicates when the address and data phases of a read or write access are occurring. Both the ALE and the CSn modes can be enhanced to access four external devices using settings in the EPIHBnCFGn register. PSRAM accesses must use both ALE and CSn .
PAGE 859
Tiva™ TM4C129XNCZAD Microcontroller If one of the Dual-Chip-Select modes is selected (CSCFGEXT is 0x0 and CSCFG is 0x2 or 0x3 in the EPIHBnCFGn register), both chip selects can share the peripheral, code, or the memory space, or one chip select can use the peripheral space and the other can use the memory or code space.
PAGE 860
External Peripheral Interface (EPI) The MODE field of the EPIHBnCFGn registers configure the interface for the chip selects, which support ADMUX or ADNOMUX. See Table 11-6 on page 860 for details on which configuration register controls each chip select. If the CSBAUD bit is clear, all chip selects are configured by the MODE bit field of the EPIHBnCFG register.
PAGE 861
Tiva™ TM4C129XNCZAD Microcontroller Table 11-7.
PAGE 862
External Peripheral Interface (EPI) Table 11-7.
PAGE 863
Tiva™ TM4C129XNCZAD Microcontroller Table 11-8. EPI Host-Bus 8 Signal Connections (continued) EPI Signal CSCFG HB8 Signal (MODE =ADMUX) EPI0S19 X EPI0S20 X EPI0S21 EPI0S22 EPI0S23 EPI0S24 HB8 Signal (MODE =ADNOMUX (Cont.
PAGE 864
External Peripheral Interface (EPI) Table 11-8. EPI Host-Bus 8 Signal Connections (continued) EPI Signal EPI0S33 CSCFG HB8 Signal (MODE =ADMUX) 0x0 X X X 0x1 X X X 0x2 X X X 0x3 X X X 0x4 X X X CS3n CS3n 0x0 X X X 0x1 X X X 0x2 X X X 0x3 X X X 0x4 X X X CS2n CS2n 0x0 X X X 0x1 X X X 0x2 X X X 0x3 X X X 0x4 X X X CRE CRE 0x5 0x6 EPI0S34 0x5 0x6 EPI0S35 0x5 0x6 HB8 Signal (MODE =ADNOMUX (Cont.
PAGE 865
Tiva™ TM4C129XNCZAD Microcontroller Table 11-9. EPI Host-Bus 16 Signal Connections (continued) EPI Signal CSCFG BSEL HB16 Signal (MODE =ADMUX) HB16 Signal (MODE =ADNOMUX (Cont.
PAGE 866
External Peripheral Interface (EPI) Table 11-9. EPI Host-Bus 16 Signal Connections (continued) EPI Signal CSCFG 0x0 0x1 0x2 0x3 EPI0S25 0x4 0x5 0x6 0x0 0x1 0x2 EPI0S26 0x3 0x4 0x5 0x6 0x0 HB16 Signal (MODE =ADMUX) HB16 Signal (MODE =ADNOMUX (Cont.
PAGE 867
Tiva™ TM4C129XNCZAD Microcontroller Table 11-9. EPI Host-Bus 16 Signal Connections (continued) EPI Signal EPI0S30 CSCFG BSEL HB16 Signal (MODE =ADMUX) HB16 Signal (MODE =ADNOMUX (Cont.
PAGE 868
External Peripheral Interface (EPI) Figure 11-5. iRDY Access Stalls, IRDYDLY==01, 10, 11 CLOCK (EPI0S31) IRDY (EPI0S32) State Data A Data B IRDYDLY=01 Data A IRDYDLY=10 Data A Data B IRDYDLY=11 Data A Data B Data C Data B Data D Data E Data F Data C Data D Data E Data D Data E Data C Data C Data D Data E Figure 11-6. iRDY Signal Connection Cellular RAM WAIT IRDY Processor 11.4.3.
PAGE 869
Tiva™ TM4C129XNCZAD Microcontroller ■ When the chip select is programmed to access the PSRAM, the MODE bit of the EPIHBnCFGn register must be programmed to enable address and data muxed (ADMUX). Page mode accesses are not supported by the EPI. ■ BURST is optimized for word-length bursting for SDRAM and PSRAM accesses. The subsequent list identifies the steps for initializing the PSRAM interface: 1. Follow the EPI initialization steps in “Initialization and Configuration” on page 852. 2.
PAGE 870
External Peripheral Interface (EPI) Table 11-10. PSRAM Fixed Latency Wait State Configuration Latency Counter Latency in Clocks RDWS[1:0]/WRWS[1:0] RWSM/WRWSM BCR Code 2 3 0x0 0 BCR Code 3 4 0x1 1 BCR Code 4 5 0x1 0 BCR Code 5 6 0x2 1 BCR Code 6 7 0x2 0 BCR Code 8 9 0x3 0 In variable initial latency mode, the memory's WAIT (iRDY) pin guides the EPI module when to read and write.
PAGE 871
Tiva™ TM4C129XNCZAD Microcontroller Figure 11-8. PSRAM Burst Write EPICLK EPI0S31 EPI0S[19:0] ALE ADDRESS Latency (3 clocks) CSn OEn EPI0S28 WRn EPI0S29 iRDY EPI0S32 EPI0S[15:0] DATA0 DATA1 DATA2 DATA3 BSELn Note that if a read or write transfer attempts to begin during a refresh event, the transfer is held off by the assertion of the iRDY pin by the memory to the EPI module. Figure 11-9 on page 872 and Figure 11-10 on page 872 depict the delay in data transfer during a refresh collision.
PAGE 872
External Peripheral Interface (EPI) Figure 11-9. Read Delay During Refresh Event EPICLK EPI0S31 EPI0S[19:0] ADDRESS ALE CSn OEn EPI0S28 WRn EPI0S29 BSELn iRDY EPI0S32 EPI0S[15:0] DATA0 DATA1 DATA2 DATA3 One wait state Figure 11-10.
PAGE 873
Tiva™ TM4C129XNCZAD Microcontroller 11.4.3.3 Host Bus 16-bit Muxed Interface Figure 11-11 on page 873 shows how to connect the EPI signals to a 16-bit SRAM and a 16-bit Flash memory with muxed address and memory using byte selects and dual chip selects with ALE. This schematic is just an example of how to connect the signals; timing and loading have not been analyzed. In addition, not all bypass capacitors are shown. Figure 11-11.
PAGE 874
External Peripheral Interface (EPI) 11.4.3.4 Speed of Transactions The COUNT0 field in the EPIBAUD register must be configured to set the main transaction rate based on what the slave device can support (including wiring considerations). The main control transitions are normally ½ the baud rate (COUNT0 = 1) because the EPI block forces data versus control to change on alternating clocks.
PAGE 875
Tiva™ TM4C129XNCZAD Microcontroller The ALE can be enhanced to access two or four external devices with four separate CSn signals. By configuring the CSCFG field to be 0x3 and the CSCFGEXT bit to be 0 in the EPIHBnCFG2 register, EPI0S30 functions as ALE, EPI0S27 functions as CS1n, and EPI0S26 functions as CS0n.
PAGE 876
External Peripheral Interface (EPI) Each wait state adds 2 EPI clock cycles to the duration of the WRn or RDn strobe. During idle cycles, the address and muxed address data signals maintain the state of the last cycle. Figure 11-12 on page 876 shows a basic Host-Bus read cycle. Figure 11-13 on page 876 shows a basic Host-Bus write cycle. Both of these figures show address and data signals in the non-multiplexed mode (MODE field ix 0x1 in the EPIHBnCFG register). Figure 11-12.
PAGE 877
Tiva™ TM4C129XNCZAD Microcontroller Figure 11-14. Host-Bus Write Cycle with Multiplexed Address and Data, MODE = 0x0, WRHIGH = 0, RDHIGH = 0 ALE (EPI0S30) CSn (EPI0S30) WRn (EPI0S29) RDn/OEn (EPI0S28) BSEL0n/ BSEL1na Address (high order, non muxed) Muxed Address/Data a Address Data BSEL0n and BSEL1n are available in Host-Bus 16 mode only.
PAGE 878
External Peripheral Interface (EPI) FIFO mode accesses are the same as normal read and write accesses, except that the ALE signal and address pins are not present. Two input signals can be used to indicate when the XFIFO is full or empty to gate transactions and avoid overruns and underruns. The FFULL and FEMPTY signals are synchronized and must be recognized as asserted by the microcontroller for 2 system clocks before they affect transaction status.
PAGE 879
Tiva™ TM4C129XNCZAD Microcontroller – Reading 20 sensors at fixed time periods by configuring 20 pins to be inputs, configuring the COUNT0 field in the EPIBAUD register to some divider, and then using non-blocking reads. – Implementing a very wide ganged PWM/PCM with fixed frequency for driving actuators, LEDs, etc. ■ General custom interfaces of any speed.
PAGE 880
External Peripheral Interface (EPI) used as GPIOs or for other functions. For example, when using a 4-bit address with an 8-bit data, the pins assigned to EPIS0[23:8] can be assigned to other functions. ■ Data may be 8 bits, 16 bits, 24 bits, or 32 bits (controlled by the DSIZE field in the EPIGPCFG register).
PAGE 881
Tiva™ TM4C129XNCZAD Microcontroller Table 11-12.
PAGE 882
External Peripheral Interface (EPI) Figure 11-20. Two-Cycle Read, Write Accesses, FRM50=0, FRMCNT=0, WR2CYC=1 CLOCK (EPI0S31) FRAME (EPI0S30) RD (EPI0S29) WR (EPI0S28) Address Data Data Data Read Write Figure 11-21. Read Accesses, FRM50=0, FRMCNT=0 CLOCK (EPI0S31) FRAME (EPI0S30) RD (EPI0S29) WR (EPI0S28) Addr1 Address Addr2 Data1 Data Addr3 Data2 Data3 FRAME Signal Operation The operation of the FRAME signal is controlled by the FRMCNT and FRM50 bits.
PAGE 883
Tiva™ TM4C129XNCZAD Microcontroller Figure 11-22. FRAME Signal Operation, FRM50=0 and FRMCNT=0 Clock (EPI0S31) WR (EPI0S28) RD (EPI0S29) Frame (EPI0S30) If the FRMCNT field is 0x1, then the FRAME signal pulses high during every other read or write access, see Figure 11-23 on page 883. Figure 11-23.
PAGE 884
External Peripheral Interface (EPI) Figure 11-26. FRAME Signal Operation, FRM50=1 and FRMCNT=1 Clock (EPI0S31) WR (EPI0S28) RD (EPI0S29) Frame (EPI0S30) When FRMCNT=2, the FRAME signal transitions the rising edge of the WR or RD strobes for every third access, and so on for every value of FRMCNT, see Figure 11-27 on page 884. Figure 11-27.
PAGE 885
Tiva™ TM4C129XNCZAD Microcontroller Figure 11-29. EPI Clock Operation, CLKGATE=1, WR2CYC=1 Clock (EPI0S31) WR (EPI0S28) Address Data 11.5 Register Map Table 11-13 on page 885 lists the EPI registers. The offset listed is a hexadecimal increment to the register's address, relative to the base address of 0x400D.0000. Note that the EPI controller clock must be enabled before the registers can be programmed (see page 402).
PAGE 886
External Peripheral Interface (EPI) Table 11-13. External Peripheral Interface (EPI) Register Map (continued) Offset Name 0x034 Description See page Type Reset EPIRADDR1 RW 0x0000.0000 EPI Read Address 1 927 0x038 EPIRPSTD1 RW 0x0000.0000 EPI Non-Blocking Read Data 1 928 0x060 EPISTAT RO 0x0000.
PAGE 887
Tiva™ TM4C129XNCZAD Microcontroller 11.6 Register Descriptions This section lists and describes the EPI registers, in numerical order by address offset.
PAGE 888
External Peripheral Interface (EPI) Register 1: EPI Configuration (EPICFG), offset 0x000 Important: The MODE field determines which configuration register is accessed for offsets 0x010 and 0x014. Any write to the EPICFG register resets the register contents at offsets 0x010 and 0x014. The configuration register is used to enable the block, select a mode, and select the basic pin use (based on the mode).
PAGE 889
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 3:0 MODE RW 0x0 Mode Select Value Description 0x0 General Purpose General-Purpose mode. Control, address, and data pins are configured using the EPIGPCFG and EPIGPCFG2 registers. 0x1 SDRAM Supports SDR SDRAM. Control, address, and data pins are configured using the EPISDRAMCFG register. 0x2 8-Bit Host-Bus (HB8) Host-bus 8-bit interface (also known as the MCU interface).
PAGE 890
External Peripheral Interface (EPI) Register 2: EPI Main Baud Rate (EPIBAUD), offset 0x004 The system clock is used internally to the EPI Controller. The baud rate counter can be used to divide the system clock down to control the speed on the external interface. If the mode selected emits an external EPI clock, this register defines the EPI clock emitted. If the mode selected does not use an EPI clock, this register controls the speed of changes on the external interface.
PAGE 891
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 31:16 COUNT1 RW 0x0000 Description Baud Rate Counter 1 This bit field is only valid with multiple chip selects which are enabled when the CSCFG field is 0x2 or 0x3 or the CSCFGEXT field is set to 1, with CSCFG field as 0x1 or 0x2 and the CSBAUD bit is set in the EPIHBnCFG2 register. This bit field contains a counter used to divide the system clock by the count. A count of 0 means the system clock is used as is.
PAGE 892
External Peripheral Interface (EPI) Register 3: EPI Main Baud Rate (EPIBAUD2), offset 0x008 The system clock is used internally to the EPI Controller. The baud rate counter can be used to divide the system clock down to control the speed on the external interface. If the mode selected emits an external EPI clock, this register defines the EPI clock emitted. If the mode selected does not use an EPI clock, this register controls the speed of changes on the external interface.
PAGE 893
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 15:0 COUNT0 RW 0x0000 Description CS2n Baud Rate Counter 0 This bit field contains a counter used to divide the system clock by the count. A count of 0 means the system clock is unchanged. This bit field is only valid when quad chip selects are enabled by setting the CSCFGEXT to 1 and the CSCFG field to 0x1 or 0x2. In addition, the CSBAUD bit must be set in the EPIHBnCFG2 register.
PAGE 894
External Peripheral Interface (EPI) Register 4: EPI SDRAM Configuration (EPISDRAMCFG), offset 0x010 Important: The MODE field in the EPICFG register determines which configuration register is accessed for offsets 0x010 and 0x014. To access EPISDRAMCFG, the MODE field must be 0x1. The SDRAM Configuration register is used to specify several parameters for the SDRAM controller. Note that this register is reset when the MODE field in the EPICFG register is changed.
PAGE 895
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 15:10 reserved RO 0x0 9 SLEEP RW 0 Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. Sleep Mode Value Description 8:2 reserved RO 0 1:0 SIZE RW 0x0 0 No effect. 1 The SDRAM is put into low power state, but is self-refreshed.
PAGE 896
External Peripheral Interface (EPI) Register 5: EPI Host-Bus 8 Configuration (EPIHB8CFG), offset 0x010 Important: The MODE field in the EPICFG register determines which configuration register is accessed for offsets 0x010 and 0x014. To access EPIHB8CFG, the MODE field must be 0x2. The Host Bus 8 Configuration register is activated when the HB8 mode is selected. The HB8 mode supports muxed address/data (overlay of lower 8 address and all 8 data pins), separate address/data, and address-less FIFO mode.
PAGE 897
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 31 CLKGATE RW 0 Clock Gated Value Description 0 The EPI clock is free running. 1 The EPI clock is held low. Note: 30 CLKGATEI RW 0 A software application should only set the CLKGATE bit when there are no pending transfers or no EPI register access has been issued. Clock Gated when Idle Value Description 0 The EPI clock is free running.
PAGE 898
External Peripheral Interface (EPI) Bit/Field Name Type Reset 23 XFFEN RW 0 Description External FIFO FULL Enable Value Description 22 XFEEN RW 0 0 No effect. 1 An external FIFO full signal can be used to control write cycles. If this bit is set and the FFULL full signal is high, XFIFO writes are stalled. External FIFO EMPTY Enable Value Description 21 WRHIGH RW 0 0 No effect. 1 An external FIFO empty signal can be used to control read cycles.
PAGE 899
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 7:6 WRWS RW 0x0 Description Write Wait States This field adds wait states to the data phase of CS0n (the address phase is not affected). The effect is to delay the rising edge of WRn (or the falling edge of WR). Each wait state adds 2 EPI clock cycles to the access time. The WRWSM bit in the EPIHB8TIME register can decrease the number of wait states by 1 EPI clock cycle for greater granularity. This field is not applicable in BURST mode.
PAGE 900
External Peripheral Interface (EPI) Bit/Field Name Type Reset 1:0 MODE RW 0x0 Description Host Bus Sub-Mode This field determines which of four Host Bus 8 sub-modes to use. Sub-mode use is determined by the connected external peripheral. See Table 11-8 on page 862 for information on how this bit field affects the operation of the EPI signals. When used with multiple chip select option and the CSBAUD bit is set to 1 in the EPIHB8CFG2 register, this configuration is for CS0n.
PAGE 901
Tiva™ TM4C129XNCZAD Microcontroller Register 6: EPI Host-Bus 16 Configuration (EPIHB16CFG), offset 0x010 Important: The MODE field in the EPICFG register determines which configuration register is accessed for offsets 0x010 and 0x014. To access EPIHB16CFG, the MODE field must be 0x3. The Host Bus 16 sub-configuration register is activated when the HB16 mode is selected.
PAGE 902
External Peripheral Interface (EPI) Bit/Field Name Type Reset Description 31 CLKGATE RW 0 Clock Gated Value Description 0 The EPI clock is free running. 1 The EPI clock is held low. Note: 30 CLKGATEI RW 0 A software application should only set the CLKGATE bit when there are no pending transfers or no EPI register access has been issued. Clock Gated Idle Value Description 0 The EPI clock is free running.
PAGE 903
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 23 XFFEN RW 0 Description External FIFO FULL Enable Value Description 22 XFEEN RW 0 0 No effect. 1 An external FIFO full signal can be used to control write cycles. If this bit is set and the FFULL signal is high, XFIFO writes are stalled. External FIFO EMPTY Enable Value Description 21 WRHIGH RW 0 0 No effect. 1 An external FIFO empty signal can be used to control read cycles.
PAGE 904
External Peripheral Interface (EPI) Bit/Field Name Type Reset 17 RDCRE RW 0 Description PSRAM Configuration Register Read Enables read of PSRAM configuration registers. With the RDCRE set, the next access is a read of the PSRAM's Configuration Register (CR). This bit self clears once the read-enabled CRE access is complete. The address for the CRE access is located at EPIHBPSRAM[19:18]. The read data is returned on EPIHBPSRAM[15:0]. Value Description 16 BURST RW 0 0 No Action.
PAGE 905
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5:4 RDWS RW 0x0 Description Read Wait States This field adds wait states to the data phase of CS0n (the address phase is not affected). The effect is to delay the rising edge of RDn/Oen (or the falling edge of RD). Each wait state adds 2 EPI clock cycles to the access time. The RDWSM bit in the EPIHB16TIME register can decrease the number of wait states by 1 EPI clock cycle for greater granularity.
PAGE 906
External Peripheral Interface (EPI) Bit/Field Name Type Reset 1:0 MODE RW 0x0 Description Host Bus Sub-Mode This field determines which of three Host Bus 16 sub-modes to use. Sub-mode use is determined by the connected external peripheral. See Table 11-9 on page 864 for information on how this bit field affects the operation of the EPI signals. When used with multiple chip select option and the CSBAUD bit is set to 1 in the EPIHB16CFG2 register, this configuration is for CS0n.
PAGE 907
Tiva™ TM4C129XNCZAD Microcontroller Register 7: EPI General-Purpose Configuration (EPIGPCFG), offset 0x010 Important: The MODE field in the EPICFG register determines which configuration register is accessed for offsets 0x010 and 0x014. To access EPIGPCFG, the MODE field must be 0x0. The General-Purpose configuration register is used to configure the control, data, and address pins. This mode can be used for custom interfaces with FPGAs, CPLDs, and for digital data acquisition and actuator control.
PAGE 908
External Peripheral Interface (EPI) Bit/Field Name Type Reset Description 30 CLKGATE RW 0 Clock Gated Value Description 0 The EPI clock is free running. 1 The EPI clock is output only when there is data to write or read (current transaction); otherwise the EPI clock is held low. CLKGATE is ignored if CLKPIN is 0 or if the COUNT0 field in the EPIBAUD register is cleared. 29:27 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 909
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 18:6 reserved RO 0 5:4 ASIZE RW 0x0 Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. Address Bus Size This field defines the size of the address bus.
PAGE 910
External Peripheral Interface (EPI) Register 8: EPI Host-Bus 8 Configuration 2 (EPIHB8CFG2), offset 0x014 Important: The MODE field in the EPICFG register determines which configuration register is accessed for offsets 0x010 and 0x014. To access EPIHB8CFG2, the MODE field of the EPICFG register must be 0x2. This register is used to configure operation while in Host-Bus 8 mode. Note that this register is reset when the MODE field in the EPICFG register is changed.
PAGE 911
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 27 CSCFGEXT RW 0 Description Chip Select Extended Configuration This field is used in conjunction with CSCFG, to extend the chip select options, and ALE format. The values 0x0 through 0x3 are from the CSCFG field. The CSCFGEXT bit extends the values to 0x7. Value Description 0 CSCFG bit field is used in chip select configuration. 1 The CSCFG bit field is extended with CSCFGEXT representing the MSB.
PAGE 912
External Peripheral Interface (EPI) Bit/Field Name Type Reset 26 CSBAUD RW 0 Description Chip Select Baud Rate and Multiple Sub-Mode Configuration enable This bit is only valid when the CSCFGEXT + CSCFG field is programmed to 0x2 or 0x3, 0x5 or 0x6. This bit configures the baud rate settings for CS0n, CS1n, CS2n, and CS3n. This bit must also be set to allow different sub-mode configurations on chip-selects.
PAGE 913
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 25:24 CSCFG RW 0x0 Description Chip Select Configuration This field controls the chip select options, including an ALE format, a single chip select, two chip selects, and an ALE combined with two chip selects. These bits are also used in combination with the CSCFGEXT bit for further configurations, including quad- chip select. Value Description 0x0 ALE Configuration EPI0S30 is used as an address latch (ALE).
PAGE 914
External Peripheral Interface (EPI) Bit/Field Name Type Reset 20 RDHIGH RW 0 Description CS1n READ Strobe Polarity This field is used if the CSBAUD bit in the EPIHB8CFG2 register is enabled. Value Description 19 ALEHIGH RW 1 0 The READ strobe for CS1n accesses is RDn (active Low). 1 The READ strobe for CS1n accesses is RD (active High). CS1n ALE Strobe Polarity This field is used if the CSBAUD bit in the EPIHB8CFG2 register is enabled.
PAGE 915
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5:4 RDWS RW 0x0 Description CS1n Read Wait States This field adds wait states to the data phase of CS1n accesses (the address phase is not affected). The effect is to delay the rising edge of RDn/Oen (or the falling edge of RD). Each wait state encoding adds 2 EPI clock cycles to the access time. The RDWSM bit in the EPIHB8TIME2 register can decrease the number of states by 1 EPI clock cycle for greater granularity.
PAGE 916
External Peripheral Interface (EPI) Register 9: EPI Host-Bus 16 Configuration 2 (EPIHB16CFG2), offset 0x014 Important: The MODE field in the EPICFG register determines which configuration register is accessed for offsets 0x010 and 0x014. To access EPIHB16CFG2, the MODE field must be 0x3. This register is used to configure operation while in Host-Bus 16 mode. Note that this register is reset when the MODE field in the EPICFG register is changed.
PAGE 917
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 27 CSCFGEXT RW 0 Description Chip Select Extended Configuration This field is used in conjunction with CSCFG, to extend the chip select options, and ALE format. The values 0x0 through 0x3 are from the CSCFG field. The CSCFGEXT bit extends the values to 0x7. Value Description 0 CSCFG bit field is used in chip select configuration. 1 The CSCFG bit field is extended with CSCFGEXT representing the MSB.
PAGE 918
External Peripheral Interface (EPI) Bit/Field Name Type Reset 26 CSBAUD RW 0 Description Chip Select Baud Rate and Multiple Sub-Mode Configuration enable This bit is only valid when the CSCFGEXT + CSCFG field is programmed to 0x2 or 0x3, 0x5 or 0x6. This bit configures the baud rate settings for CS0n, CS1n, CS2n, and CS3n. This bit must also be set to allow different sub-mode configurations on chip-selects.
PAGE 919
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 25:24 CSCFG RW 0x0 Description Chip Select Configuration This field controls the chip select options, including an ALE format, a single chip select, two chip selects, and an ALE combined with two chip selects. These bits are also used in combination with the CSCFGEXT bit for further configurations, including quad- chip select. Value Description 0x0 ALE Configuration EPI0S30 is used as an address latch (ALE).
PAGE 920
External Peripheral Interface (EPI) Bit/Field Name Type Reset 19 ALEHIGH RW 1 Description CS1n ALE Strobe Polarity This field is used if CSBAUD bit of the EPIHB16CFG2 register is enabled. Value Description 18 WRCRE RW 0 0 The address latch strobe for CS1n accesses is ALEn (active Low). 1 The address latch strobe for CS1n accesses is ALE (active High). CS1n PSRAM Configuration Register Write Used for the PSRAM configuration registers (CR).
PAGE 921
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 7:6 WRWS RW 0x0 Description CS1n Write Wait States This field adds wait states to the data phase of CS1n accesses (the address phase is not affected). The effect is to delay the rising edge of WRn (or the falling edge of WR). Each wait state encoding adds 2 EPI clock cycles to the access time. The WRWSM bit in the EPIHB16TIME2 register can decrease the number of wait states by 1 EPI clock cycle for greater granularity.
PAGE 922
External Peripheral Interface (EPI) Bit/Field Name Type Reset 1:0 MODE RW 0x0 Description CS1n Host Bus Sub-Mode This field determines which Host Bus 16 sub-mode to use for CS1n. Sub-mode use is determined by the connected external peripheral. See Table 11-9 on page 864 for information on how this bit field affects the operation of the EPI signals. When used with multiple chip select option this configuration is for CS1n. Note: The CSBAUD bit must be set to enable this CS1n MODE field.
PAGE 923
Tiva™ TM4C129XNCZAD Microcontroller Register 10: EPI Address Map (EPIADDRMAP), offset 0x01C This register enables address mapping. The EPI controller can directly address memory and peripherals. In addition, the EPI controller supports address mapping to allow indirect accesses in the External RAM and External Peripheral areas. If the external device is a peripheral, including a FIFO or a directly addressable device, the EPSZ and EPADR bit fields should be configured for the address space.
PAGE 924
External Peripheral Interface (EPI) Bit/Field Name Type Reset 31:12 reserved RO 0x0000.0 11:10 ECSZ RW 0x0 Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. External Code Size This field selects the size of the external code. If the size of the external code is larger, a bus fault occurs.
PAGE 925
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5:4 EPADR RW 0x0 Description External Peripheral Address This field selects address mapping for the external peripheral area. Value Description 3:2 ERSZ RW 0x0 0x0 Not mapped 0x1 At 0xA000.0000 0x2 At 0xC000.0000 0x3 Only to be used with Host Bus quad chip select. In quad chip select mode, CS2n maps to 0xA000.0000 and CS3n maps to 0xC000.0000. External RAM Size This field selects the size of mapped RAM.
PAGE 926
External Peripheral Interface (EPI) Register 11: EPI Read Size 0 (EPIRSIZE0), offset 0x020 Register 12: EPI Read Size 1 (EPIRSIZE1), offset 0x030 This register selects the size of transactions when performing non-blocking reads with the EPIRPSTDn registers. This size affects how the external address is incremented. The SIZE field must match the external data width as configured in the EPIHBnCFG or EPIGPCFG register. SDRAM mode uses a 16-bit data interface.
PAGE 927
Tiva™ TM4C129XNCZAD Microcontroller Register 13: EPI Read Address 0 (EPIRADDR0), offset 0x024 Register 14: EPI Read Address 1 (EPIRADDR1), offset 0x034 This register holds the current address value. When performing non-blocking reads via the EPIRPSTDn registers, this register's value forms the address (when used by the mode). That is, when an EPIRPSTDn register is written with a non-0 value, this register is used as the first address.
PAGE 928
External Peripheral Interface (EPI) Register 15: EPI Non-Blocking Read Data 0 (EPIRPSTD0), offset 0x028 Register 16: EPI Non-Blocking Read Data 1 (EPIRPSTD1), offset 0x038 This register sets up a non-blocking read via the external interface. A non-blocking read is started by writing to this register with the count (other than 0). Clearing this register terminates an active non-blocking read as well as cancelling any that are pending.
PAGE 929
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 12:0 POSTCNT RW 0x000 Post Count A write of a non-zero value starts a read operation for that count. Note that it is the software's responsibility to handle address wrap-around. Reading this register provides the current count. A write of 0 cancels a non-blocking read (whether active now or pending). Prior to writing a non-zero value, this register must first be cleared.
PAGE 930
External Peripheral Interface (EPI) Register 17: EPI Status (EPISTAT), offset 0x060 This register indicates which non-blocking read register is currently active; it also indicates whether the external interface is busy performing a write or non-blocking read (it cannot be performing a blocking read, as the bus would be blocked and as a result, this register could not be accessed).
PAGE 931
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 6 INITSEQ RO 0 Description Initialization Sequence Value Description 0 The SDRAM interface is not in the wakeup period. 1 The SDRAM interface is running through the wakeup period (greater than 100 μs). If an attempt is made to read or write the SDRAM during this period, the access is held off until the wakeup period is complete.
PAGE 932
External Peripheral Interface (EPI) Register 18: EPI Read FIFO Count (EPIRFIFOCNT), offset 0x06C This register returns the number of values in the NBRFIFO (the data in the NBRFIFO can be read via the EPIREADFIFO register). A race is possible, but that only means that more values may come in after this register has been read. EPI Read FIFO Count (EPIRFIFOCNT) Base 0x400D.
PAGE 933
Tiva™ TM4C129XNCZAD Microcontroller Register 19: EPI Read FIFO (EPIREADFIFO0), offset 0x070 Register 20: EPI Read FIFO Alias 1 (EPIREADFIFO1), offset 0x074 Register 21: EPI Read FIFO Alias 2 (EPIREADFIFO2), offset 0x078 Register 22: EPI Read FIFO Alias 3 (EPIREADFIFO3), offset 0x07C Register 23: EPI Read FIFO Alias 4 (EPIREADFIFO4), offset 0x080 Register 24: EPI Read FIFO Alias 5 (EPIREADFIFO5), offset 0x084 Register 25: EPI Read FIFO Alias 6 (EPIREADFIFO6), offset 0x088 Register 26: EPI Read FIFO Alias 7
PAGE 934
External Peripheral Interface (EPI) Register 27: EPI FIFO Level Selects (EPIFIFOLVL), offset 0x200 This register allows selection of the FIFO levels which trigger an interrupt to the interrupt controller or, more efficiently, a DMA request to the μDMA. The NBRFIFO select triggers on fullness such that it triggers on match or above (more full) in order for the processor or the μDMA to extract the read data.
PAGE 935
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 16 RSERR RW 0 Description Read Stall Error Value Description 0 The Read Stalled error interrupt is disabled. Reads behave as normal and are stalled until any preceding writes have completed and the read has returned a result. 1 This bit enables the Read Stalled error interrupt (RSTALL in the EPIEISC register) to be generated when a read is attempted and the WFIFO is not empty.
PAGE 936
External Peripheral Interface (EPI) Register 28: EPI Write FIFO Count (EPIWFIFOCNT), offset 0x204 This register contains the number of slots currently available in the WFIFO. This register may be used for polled writes to avoid stalling and for blocking reads to avoid excess stalling (due to undrained writes).
PAGE 937
Tiva™ TM4C129XNCZAD Microcontroller Register 29: EPI DMA Transmit Count (EPIDMATXCNT), offset 0x208 This register is used to program the total number of transfers (byte, halfword or word) by the µDMA to WRFIFO. As each transfer is processed by the EPI, the TXCNT bit field value is decreased by 1. When TXCNT = 0, the EPI's uDMA request signal is deasserted. EPI DMA Transmit Count (EPIDMATXCNT) Base 0x400D.0000 Offset 0x208 Type RW, reset 0x0000.
PAGE 938
External Peripheral Interface (EPI) Register 30: EPI Interrupt Mask (EPIIM), offset 0x210 This register is the interrupt mask set or clear register. For each interrupt source (read, write, and error), a mask value of 1 allows the interrupt source to trigger an interrupt to the interrupt controller; a mask value of 0 prevents the interrupt source from triggering an interrupt. EPI Interrupt Mask (EPIIM) Base 0x400D.0000 Offset 0x210 Type RW, reset 0x0000.
PAGE 939
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1 RDIM RW 0 Description Read FIFO Full Interrupt Mask Value Description 0 ERRIM RW 0 0 RDRIS in the EPIRIS register is masked and does not cause an interrupt. 1 RDRIS in the EPIRIS register is not masked and can trigger an interrupt to the interrupt controller. Error Interrupt Mask Value Description 0 ERRIS in the EPIRIS register is masked and does not cause an interrupt.
PAGE 940
External Peripheral Interface (EPI) Register 31: EPI Raw Interrupt Status (EPIRIS), offset 0x214 This register is the raw interrupt status register. On a read, it gives the current state of each interrupt source. A write has no effect. Note that raw status for read and write is set or cleared based on FIFO fullness as controlled by EPIFIFOLVL. Raw status for error is held until the error is cleared by writing to the EPIEISC register. EPI Raw Interrupt Status (EPIRIS) Base 0x400D.
PAGE 941
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 2 WRRIS RO 1 Description Write Raw Interrupt Status Value Description 0 The number of available entries in the WFIFO is above the range specified by the WRFIFO field in the EPIFIFOLVL register. 1 The number of available entries in the WFIFO is within the trigger range specified by the WRFIFO field in the EPIFIFOLVL register. This bit is cleared when the level in the WFIFO is above the trigger point programmed by the WRFIFO field.
PAGE 942
External Peripheral Interface (EPI) Register 32: EPI Masked Interrupt Status (EPIMIS), offset 0x218 This register is the masked interrupt status register. On read, it gives the current state of each interrupt source (read, write, and error) after being masked via the EPIIM register. A write has no effect. The values returned are the ANDing of the EPIIM and EPIRIS registers. If a bit is set in this register, the interrupt is sent to the interrupt controller. EPI Masked Interrupt Status (EPIMIS) Base 0x400D.
PAGE 943
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 2 WRMIS RO 0 Description Write Masked Interrupt Status Value Description 1 RDMIS RO 0 0 The number of available entries in the WFIFO is above the range specified by the trigger level or the interrupt is masked.
PAGE 944
External Peripheral Interface (EPI) Register 33: EPI Error and Interrupt Status and Clear (EPIEISC), offset 0x21C This register is used to clear a pending error interrupt. Clearing any defined bit in the EPIEISC has no effect; setting a bit clears the error source and the raw error returns to 0.
PAGE 945
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 TOUT RW1C 0 Description Timeout Error This bit is the timeout error source. The timeout error occurs when the XFIFO not-ready signals hold a transaction for more than the count in the MAXWAIT field (when not 0). Value Description 0 No timeout error has occurred. 1 A timeout error has occurred. Writing a 1 to this bit clears it, as well as the ERRRIS and ERIM bits.
PAGE 946
External Peripheral Interface (EPI) Register 34: EPI Host-Bus 8 Configuration 3 (EPIHB8CFG3), offset 0x308 Important: The MODE field in the EPICFG register configures whether EPI Host Bus mode is enabled. For EPIHB8CFG3 to be valid, the MODE field must be 0x2. EPI Host-Bus 8 Configuration 3 (EPIHB8CFG3) Base 0x400D.0000 Offset 0x308 Type RW, reset 0x0008.
PAGE 947
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 7:6 WRWS RW 0x0 Description CS2n Write Wait States This field adds wait states to the data phase of CS2n accesses (the address phase is not affected). The effect is to delay the rising edge of WRn (or the falling edge of WR). Each wait state adds 2 EPI clock cycles to the access time. The WRWSM bit in the EPIHB8TIME3 register can decrease the number of wait states by 1 EPI clock cycle for greater granularity.
PAGE 948
External Peripheral Interface (EPI) Bit/Field Name Type Reset 1:0 MODE RW 0x0 Description CS2n Host Bus Sub-Mode This field determines which Host Bus 8 sub-mode to use for CS2n in multiple chip-select mode. Sub-mode use is determined by the connected external peripheral. See Table 11-8 on page 862 for information on how this bit field affects the operation of the EPI signals. Note: The CSBAUD bit must be set to enable this CS2n MODE field.
PAGE 949
Tiva™ TM4C129XNCZAD Microcontroller Register 35: EPI Host-Bus 16 Configuration 3 (EPIHB16CFG3), offset 0x308 Important: The MODE field in the EPICFG register determines which configuration is enabled. For EPIHB16CFG3 to be valid, the MODE field must be 0x3. EPI Host-Bus 16 Configuration 3 (EPIHB16CFG3) Base 0x400D.0000 Offset 0x308 Type RW, reset 0x0008.
PAGE 950
External Peripheral Interface (EPI) Bit/Field Name Type Reset 18 WRCRE RW 0 Description CS2n PSRAM Configuration Register Write Used for PSRAM configuration registers. With WRCRE set, the next transaction by the EPI is a write of the CR bit field in the EPIHBPSRAM register to the configuration register (CR) of the PSRAM. The WRCRE bit self clears once the write-enabled CRE access is complete. Value Description 17 RDCRE RW 0 0 No Action. 1 Start CRE write transaction for CS2n.
PAGE 951
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 7:6 WRWS RW 0x0 Description CS2n Write Wait States This field adds wait states to the data phase of CS2n accesses (the address phase is not affected). The effect is to delay the rising edge of WRn (or the falling edge of WR). Each wait state adds 2 EPI clock cycles to the access time. The WRWSM bit in the EPIHB16TIME3 register can decrease the number of wait states by 1 EPI clock cycle for greater granularity.
PAGE 952
External Peripheral Interface (EPI) Bit/Field Name Type Reset 1:0 MODE RW 0x0 Description CS2n Host Bus Sub-Mode This field determines which Host Bus 16 sub-mode to use for CS2n in multiple chip select mode. Sub-mode use is determined by the connected external peripheral. See Table 11-9 on page 864 for information on how this bit field affects the operation of the EPI signals. Note: The CSBAUD bit must be set to enable this CS2n MODE field.
PAGE 953
Tiva™ TM4C129XNCZAD Microcontroller Register 36: EPI Host-Bus 8 Configuration 4 (EPIHB8CFG4), offset 0x30C Important: The MODE field in the EPICFG register determines which configuration is enabled. For EPIHB8CFG4 to be valid, the MODE field must be 0x2. EPI Host-Bus 8 Configuration 4 (EPIHB8CFG4) Base 0x400D.0000 Offset 0x30C Type RW, reset 0x0008.
PAGE 954
External Peripheral Interface (EPI) Bit/Field Name Type Reset 7:6 WRWS RW 0x0 Description CS3n Write Wait States This field adds wait states to the data phase of CS3n accesses (the address phase is not affected). The effect is to delay the rising edge of WRn (or the falling edge of WR). Each wait state adds 2 EPI clock cycles to the access time. The WRWSM bit in the EPIHB8TIME4 register can decrease the number of wait states by 1 EPI clock cycle for greater granularity.
PAGE 955
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1:0 MODE RW 0x0 Description CS3n Host Bus Sub-Mode This field determines which Host Bus 8 sub-mode to use for CS3n in multiple chip select mode. Sub-mode use is determined by the connected external peripheral. See Table 11-8 on page 862 for information on how this bit field affects the operation of the EPI signals. Note: The CSBAUD bit must be set to enable this CS3n MODE field.
PAGE 956
External Peripheral Interface (EPI) Register 37: EPI Host-Bus 16 Configuration 4 (EPIHB16CFG4), offset 0x30C Important: The MODE field in the EPICFG register determines which configuration is enabled. For EPIHB16CFG4 to be valid, the MODE field must be 0x3. EPI Host-Bus 16 Configuration 4 (EPIHB16CFG4) Base 0x400D.0000 Offset 0x30C Type RW, reset 0x0008.
PAGE 957
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 18 WRCRE RW 0 Description CS3n PSRAM Configuration Register Write Used for PSRAM configuration registers. With WRCRE set, the next transaction by the EPI will be a write of the CR bit field in the EPIHBPSRAM register to the configuration register (CR) of the PSRAM. The WRCRE bit will self clear once the write-enabled CRE access is complete. Value Description 17 RDCRE RW 0 0 No Action. 1 Start CRE write transaction for CS3n.
PAGE 958
External Peripheral Interface (EPI) Bit/Field Name Type Reset 7:6 WRWS RW 0x0 Description CS3n Write Wait States This field adds wait states to the data phase of CS2n accesses (the address phase is not affected). The effect is to delay the rising edge of WRn (or the falling edge of WR). Each wait state adds 2 EPI clock cycles to the access time. The WRWSM bit in the EPIHB16TIME4 register can decrease the number of wait states by 1 EPI clock cycle for greater granularity.
PAGE 959
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1:0 MODE RW 0x0 Description CS3n Host Bus Sub-Mode This field determines which Host Bus 16 sub-mode to use for CS3n in multiple chip select mode. Sub-mode use is determined by the connected external peripheral. See Table 11-9 on page 864 for information on how this bit field affects the operation of the EPI signals. Note: The CSBAUD bit must be set to enable this CS3n MODE field.
PAGE 960
External Peripheral Interface (EPI) Register 38: EPI Host-Bus 8 Timing Extension (EPIHB8TIME), offset 0x310 Important: The MODE field in the EPICFG register determines which configuration is enabled. For EPIHB8TIME to be valid, the MODE field must be 0x2. EPI Host-Bus 8 Timing Extension (EPIHB8TIME) Base 0x400D.0000 Offset 0x310 Type RW, reset 0x0002.
PAGE 961
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 WRWSM RW 0 Description Write Wait State Minus One This bit is used with the WRWS field in EPIHB8CFG. This field is not applicable in BURST mode. Value Description 0 No change in the number of wait state clock cycles programmed in the in WRWS field in EPIHB8CFG register. 1 Wait state value is now: WRWS - 1 WRWS field is programmed in EPIHB8CFG.
PAGE 962
External Peripheral Interface (EPI) Register 39: EPI Host-Bus 16 Timing Extension (EPIHB16TIME), offset 0x310 Important: The MODE field in the EPICFG register determines which configuration is enabled. For EPIHB16TIME to be valid, the MODE field must be 0x3. EPI Host-Bus 16 Timing Extension (EPIHB16TIME) Base 0x400D.0000 Offset 0x310 Type RW, reset 0x0002.
PAGE 963
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 15:14 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 13:12 CAPWIDTH RW 0x2 CS0n Inter-transfer Capture Width Controls the delay between Host-Bus transfers. Value Description 11:5 reserved RO 0x0 4 WRWSM RW 0 0x0 Reserved 0x1 1 EPI clock.
PAGE 964
External Peripheral Interface (EPI) Register 40: EPI Host-Bus 8 Timing Extension (EPIHB8TIME2), offset 0x314 Important: The MODE field in the EPICFG register determines which configuration is enabled. For EPIHB8TIME2 to be valid, the MODE field must be 0x2. EPI Host-Bus 8 Timing Extension (EPIHB8TIME2) Base 0x400D.0000 Offset 0x314 Type RW, reset 0x0002.
PAGE 965
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 WRWSM RW 0 Description CS1n Write Wait State Minus One This bit is used with the WRWS field in EPIHB8CFG2. This field is not applicable in BURST mode. Value Description 0 No change in the number of wait state clock cycles programmed in the in WRWS field in EPIHB8CFG2 register. 1 Wait state value is now: WRWS - 1 WRWS field is programmed in EPIHB8CFG2.
PAGE 966
External Peripheral Interface (EPI) Register 41: EPI Host-Bus 16 Timing Extension (EPIHB16TIME2), offset 0x314 Important: The MODE field in the EPICFG register determines which configuration is enabled. For EPIHB16TIME2 to be valid, the MODE field must be 0x3. EPI Host-Bus 16 Timing Extension (EPIHB16TIME2) Base 0x400D.0000 Offset 0x314 Type RW, reset 0x0002.
PAGE 967
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 15:14 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 13:12 CAPWIDTH RW 0x2 CS1n Inter-transfer Capture Width Controls the delay between Host-Bus transfers. Value Description 11:5 reserved RO 0x00 4 WRWSM RW 0 0x0 Reserved 0x1 1 EPI clock.
PAGE 968
External Peripheral Interface (EPI) Register 42: EPI Host-Bus 8 Timing Extension (EPIHB8TIME3), offset 0x318 Important: The MODE field in the EPICFG register determines which configuration is enabled. For EPIHB8TIME3 to be valid, the MODE field must be 0x2. EPI Host-Bus 8 Timing Extension (EPIHB8TIME3) Base 0x400D.0000 Offset 0x318 Type RW, reset 0x0002.
PAGE 969
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 WRWSM RW 0 Description CS2n Write Wait State Minus One This bit is used with the WRWS field in EPIHB8CFG3. This field is not applicable in BURST mode. Value Description 0 No change in the number of wait state clock cycles programmed in the in WRWS field in EPIHB8CFG3 register. 1 Wait state value is now: WRWS - 1 WRWS field is programmed in EPIHB8CFG3.
PAGE 970
External Peripheral Interface (EPI) Register 43: EPI Host-Bus 16 Timing Extension (EPIHB16TIME3), offset 0x318 Important: The MODE field in the EPICFG register determines which configuration is enabled. For EPIHB16TIME3 to be valid, the MODE field must be 0x3. EPI Host-Bus 16 Timing Extension (EPIHB16TIME3) Base 0x400D.0000 Offset 0x318 Type RW, reset 0x0002.
PAGE 971
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 15:14 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 13:12 CAPWIDTH RW 0x2 CS2n Inter-transfer Capture Width Controls the delay between Host-Bus transfers. Value Description 11:5 reserved RO 0x00 4 WRWSM RW 0 0x0 Reserved 0x1 1 EPI clock.
PAGE 972
External Peripheral Interface (EPI) Register 44: EPI Host-Bus 8 Timing Extension (EPIHB8TIME4), offset 0x31C Important: The MODE field in the EPICFG register determines which configuration is enabled. For EPIHB8TIME4 to be valid, the MODE field must be 0x2. EPI Host-Bus 8 Timing Extension (EPIHB8TIME4) Base 0x400D.0000 Offset 0x31C Type RW, reset 0x0002.
PAGE 973
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 11:5 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 4 WRWSM RW 0 CS3n Write Wait State Minus One This bit is used with the WRWS field in EPIHB8CFG4. This field is not applicable in BURST mode.
PAGE 974
External Peripheral Interface (EPI) Register 45: EPI Host-Bus 16 Timing Extension (EPIHB16TIME4), offset 0x31C Important: The MODE field in the EPICFG register determines which configuration is enabled. For EPIHB16TIME4 to be valid, the MODE field must be 0x3. EPI Host-Bus 16 Timing Extension (EPIHB16TIME4) Base 0x400D.0000 Offset 0x31C Type RW, reset 0x0002.
PAGE 975
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 15:14 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 13:12 CAPWIDTH RW 0x2 CS3n Inter-transfer Capture Width Controls the delay between Host-Bus transfers. Value Description 11:5 reserved RO 0x00 4 WRWSM RW 0 0x0 Reserved 0x1 1 EPI clock.
PAGE 976
External Peripheral Interface (EPI) Register 46: EPI Host-Bus PSRAM (EPIHBPSRAM), offset 0x360 This register holds the PSRAM configuration register value. When the WRCRE bit in the EPIHB16CFGn register is set, all 21 bits of the EPIHBPSRAM register's CR value are written to the PSRAM's configuration register. When the RDCRE bit is set in the EPIHB16CFGn register, a read of the PSRAM's configuration register takes place and the value is written to bits[15:0] of the EPIHBPSRAM.
PAGE 977
Tiva™ TM4C129XNCZAD Microcontroller 12 Cyclical Redundancy Check (CRC) The Cyclical Redundancy Check (CRC) computation module can be used for message transfer and safety system checks, as well as in conjunction with the AES and DES modules. The following features are supported: ■ Support four major CRC forms: – CRC16-CCITT as used by CCITT/ITU X.25 – CRC16-IBM as used by USB and ANSI – CRC32-IEEE as used by IEEE802.3 and MPEG2 – CRC32C as used by G.
PAGE 978
Cyclical Redundancy Check (CRC) ■ A unique context value written to the CRCSEED register (INIT=0x0) ■ All 0s (INIT=0x2) ■ All 1s (INIT=0x3) Once the operation is done, software should read the result from the CRC Post Processing Result (CRCRSLTPP) register, offset 0x418, and a software channel μDMA interrupt should be used to identify completion. 12.1.1.2 Data Size The CRC module supports data being fed 32-bit words and 8 bits at a time and can dynamically switch back and forth.
PAGE 979
Tiva™ TM4C129XNCZAD Microcontroller Table 12-2. Endian Configuration with Bit Reversal (continued) ENDIAN Encoding 0x1 Initial Endian Configuration Bytes are swapped in half-words but half-words are not swapped Configuration with Bit Reversal (BR = 1) B2[16:23],B3[24:31],B0[0:7],B1[8:15] {B2[23:16], B3[31:24], B0[7:0], B1[15:8]} 0x2 Half-words are swapped but bytes are not swapped in half-word.
PAGE 980
Cyclical Redundancy Check (CRC) 2. {00, 00, 00, D1} 3. {00, 00, 00, D2} 4. {00, 00, 00, D3} 5. {00, 00, 00, D4} 6. {00, 00, 00, D5} 7. {00, 00, 00, D6} 8. ...... 9. ..... ■ If operating in word mode, the CRCDIN register should be written in the following order: 1. {D3, D2, D1, D0} 2. {D7, D6, D5, D4} 3. {D11, D10, D9, D8} 4. ...... 5. ...... 12.3 Register Map Table 12-3 on page 980 lists the CRC Module registers.
PAGE 981
Tiva™ TM4C129XNCZAD Microcontroller Register 1: CRC Control (CRCCTRL), offset 0x400 The CRC Control (CRCCTRL) register is used to configure control of the CRC. CRC Control (CRCCTRL) Base 0x4403.0000 Offset 0x400 Type RW, reset 0x0000.
PAGE 982
Cyclical Redundancy Check (CRC) Bit/Field Name Type Reset 8 OBR RW 0 Description Output Reverse Enable Refer to Table 12-2 on page 978 for more information regarding bit reversal. Value Description 7 BR RW 0 0 No change to result. 1 Bit reverse the output result byte before storing to CRCRSLTPP register. The reversal is applied to all bytes in a word. Bit reverse enable Refer to Table 12-2 on page 978 for more information regarding bit reversal. Value Description 0 No change to result.
PAGE 983
Tiva™ TM4C129XNCZAD Microcontroller Register 2: CRC SEED/Context (CRCSEED), offset 0x410 The CRC SEED/Context (CRCSEED) register is initially written with one of the following three values depending on the encoding of the INIT field in the CRCCTRL register: ■ The context value written to the CRCSEED register. This encoding is for SEED values from a previous CRC calculation or a specific protocol. (INIT=0x0) ■ 0x0000.0000 (INIT=0x2) ■ 0x1111.1111 (INIT=0x3) CRC SEED/Context (CRCSEED) Base 0x4403.
PAGE 984
Cyclical Redundancy Check (CRC) Register 3: CRC Data Input (CRCDIN), offset 0x414 The application or µDMA writes the CRC Data Input (CRCDIN) register with the next byte or word to compute. CRC Data Input (CRCDIN) Base 0x4403.0000 Offset 0x414 Type RW, reset 0x0000.
PAGE 985
Tiva™ TM4C129XNCZAD Microcontroller Register 4: CRC Post Processing Result (CRCRSLTPP), offset 0x418 This register contains the post-processed CRC result as configured by the CRCCTRL register. CRC Post Processing Result (CRCRSLTPP) Base 0x4403.0000 Offset 0x418 Type RO, reset 0x0000.
PAGE 986
Advance Encryption Standard Accelerator (AES) 13 Advance Encryption Standard Accelerator (AES) This section describes the Advanced Encryption Standard (AES) cryptographic hardware-accelerated module. 13.1 AES Overview This section introduces the AES and describes the AES main functions and connections in the device. The advanced encryption standard (AES) security modules provide hardware-accelerated data encryption and decryption operations based on a binary key.
PAGE 987
Tiva™ TM4C129XNCZAD Microcontroller 13.2.1 AES Block Diagram Figure 13-1 on page 987 shows the AES block diagram. A single-core/dual-interface architecture is used. Figure 13-1.
PAGE 988
Advance Encryption Standard Accelerator (AES) ■ Feedback modes: The logic that implements the various feedback modes supported by AES.
PAGE 989
Tiva™ TM4C129XNCZAD Microcontroller AES Key Scheduler The AES key scheduler generates the round keys. During each round, a new subkey is generated from the input key to be XORed with the data. Round keys are generated on-the-fly and parallel to data processing to minimize register requirements. For encryption operations, the key sequencer transfers the initial key data to the AES core.
PAGE 990
Advance Encryption Standard Accelerator (AES) 13.2.2 AES Algorithm The AES algorithm generates block ciphers. The AES block size is 16 bytes. The AES key(s) can be coded on 128, 192, or 256 bits. The larger key sizes provide a higher level of security, but at the cost of a moderate decrease in throughput. For the AES algorithm: ■ The length of the input and output blocks is 128 bits, which is represented by Nb = 4, which reflects the number of 32-bit words.
PAGE 991
Tiva™ TM4C129XNCZAD Microcontroller 13.2.3 AES Operating Modes 13.2.3.1 Supported Modes of Operation ECB Feedback Mode Figure 13-2 on page 991 shows the basic ECB feedback mode of operation, where the input data is passed directly to the basic cryptographic core and the output is passed directly to the output buffer. For decryption, the cryptographic core operates in reverse: the decryption data path is used for data processing, whereas encryption uses the encryption data path. Figure 13-2.
PAGE 992
Advance Encryption Standard Accelerator (AES) Figure 13-3.
PAGE 993
Tiva™ TM4C129XNCZAD Microcontroller Note: The value for n can be 1, 2, 3, or 4 for CTR mode and is ½ for ICM mode. CFB Mode Figure 13-5 on page 993 shows the full block (128 bits) CFB mode of operation for encryption and decryption. The input for the cryptographic core is the IV; the result is XORed with the data. The result is fed back through the IV register as the next input for the cryptographic core. The decryption operation is reversed, but the cryptographic core still performs encryption.
PAGE 994
Advance Encryption Standard Accelerator (AES) Figure 13-6. AES - F8 Mode 1 63 IV register + 63 0 Zeroes 0 Counter 64 64 64 128 data_in Key in Input buffer (plain/cipher text) AES core (encrypt) Key register 256 128 128 AES data out buffer data_out 128 128 Temporary register Output buffer (cipher/plain text) Encryption/Decryption XTS Operation Figure 13-7 on page 994 shows the XTS mode of operation for encryption and decryption.
PAGE 995
Tiva™ TM4C129XNCZAD Microcontroller Note: The IV is created with an initial encryption, followed by an LFSR operation for each new block. F9 Operation Figure 13-8 on page 995 shows the F9 authentication mode of operation, where the input to the cryptographic core is XORed with the IV, and the output is XORed with the previous result to create the next result. The cryptographic core output is fed back as IV for the next block.
PAGE 996
Advance Encryption Standard Accelerator (AES) Figure 13-9. AES - CBC-MAC Authentication Mode Input buffer (plain text) 128 IV register 128 128 Key in Key register 256 128 128 Temporary buffer data_in AES core (encrypt) data_out 128 Authentication result (TAG) GCM Operation Figure 13-10 on page 997 shows one round of a GCM operation for encryption and decryption. A 32-bit counter is used as IV (as it is for CTR mode).
PAGE 997
Tiva™ TM4C129XNCZAD Microcontroller Figure 13-10. AES - GCM Operation 1 + 127 32 31 0 IV register (counter) IV register 32 96 data_in 128 Key in Key register 256 AES core (encrypt) 32 Input buffer (plain text) 128 data_out 128 Temporary register 128 128 Output buffer (cipher text) 128 128 128 Authentication Key x 128 128 Authentication Result Encryption CCM Operation Figure 13-11 on page 998 shows one round of a CCM (counter with CBC-MAC) operation for encryption and decryption.
PAGE 998
Advance Encryption Standard Accelerator (AES) Figure 13-11.
PAGE 999
Tiva™ TM4C129XNCZAD Microcontroller decryption). The final authentication result must be encrypted using the output of the encryption of the IV block A0. This block contains the IV (consisting of flags and nonce) concatenated with the counter, which is zero for A0. 13.2.4 AES Software Reset To perform a software reset of the AES module, write a 1 to the SOFTRESET bit in the AES System Configuration (AES_SYSCONFIG) register.
PAGE 1000
Advance Encryption Standard Accelerator (AES) 13.3 AES Performance Information Table 13-3 on page 1000 lists the performance for all supported key sizes and modes of operations. It assumes that the engine is kept fully utilized (that is, the host is supplying input blocks and retrieving output blocks in such a way that the engine never has to wait for input), and that the previous output has been retrieved before the next output is ready. Table 13-3.
PAGE 1001
Tiva™ TM4C129XNCZAD Microcontroller Table 13-3. AES Module Performance (Input/Output Block Size = 128) (continued) Key Size Mode of Operation Cycles per a Block Throughput (bits/cycle) 44 2.91 45 2.84 90 1.42 45 2.84 ECB-encrypt / decrypt CBC-decrypt CTR/ICM-encrypt / decrypt CFB128-decrypt CBC-encrypt OFB-encrypt / decrypt 256 f8-encrypt / decrypt CFB128-encrypt XTS-encrypt / decrypt GCM-outbound inbound CCM-encrypt / decrypt b CBC-MAC b f9 a. Standard Block Size (128 bits) b.
PAGE 1002
Advance Encryption Standard Accelerator (AES) Table 13-4. AES Module Packet Mode Switch Overhead (continued) New Context Cycles needed for first block/and to finish the last block inbound CCM, AES key size is 256 45 / 45 b Total 90 a. Numbers for regular GCM mode (H is precalculated and Y0-encrypted need to be calculated internally using the new IV). If H needs to be calculated by the core (complete GCM mode), this number needs to be doubled.
PAGE 1003
Tiva™ TM4C129XNCZAD Microcontroller 13.4.1.2 Initialization Subsequence The following sections list the initialization subsequences for the available encryption/decryption modes: Subsequence: Initialize CCM AES Core Mode The CCM mode initialization is as follows: 1. Define the width of the length field and the length of the authentication field by programming the CCM_L and CCM_M bit fields in the AES_CTRL register at offset 0x050. 2. Enable counter mode by setting the CTR bit in the AES_CTRL register. 3.
PAGE 1004
Advance Encryption Standard Accelerator (AES) 1. Enable F8 Mode by setting the F8 bit in the AES_CTRL register. 2. Select the counter width by programming the CTR_WIDTH field in the AES_CTRL register. 3. Set the key size to 128 bits by setting the KEY_SIZE field to 0x1 in the AES_CTRL register. 4. Load the AES Initialization Vector Input n (AES_IV_IN_n) registers at offset 0x040 to 0x04C. Subsequence: Initialize XTS AES Core Mode The steps for XTS mode configuration are as follows: 1.
PAGE 1005
Tiva™ TM4C129XNCZAD Microcontroller 13.4.1.3 Operational Modes Configuration AES Polling Mode Main Sequence: AES Polling Mode Figure 13-12 on page 1005 shows AES polling mode. The registers used in AES polling mode are: ■ AES Data RW Plaintext/Ciphertext 0 (AES_DATA_IN_0) registers, offset 0x060 to 0x06C ■ AES Control (AES_CTRL) register, offset 0x050 ■ AES Hash Tag Out 0 (AES_TAG_OUT_0), offset 0x070 Figure 13-12.
PAGE 1006
Advance Encryption Standard Accelerator (AES) 1. Once the device has been initialized, following the initialization sequences described in “Global Initialization” on page 1002 and “Initialization Subsequence” on page 1003, the application can enable the AES module interrupts through the AES Interrupt Enable (AES_IRQENABLE) register, offset 0x090. If all four interrupts must be enabled, the application can write 0x0000.000F to the AES_IRQENABLE register. 2. Load the input buffers, AES_DATA_IN_n, with data.
PAGE 1007
Tiva™ TM4C129XNCZAD Microcontroller Figure 13-13.
PAGE 1008
Advance Encryption Standard Accelerator (AES) Table 13-5. AES Register Map (continued) Type Reset Description See page AES_KEY2_5 RW 0x0000.0000 AES Key 2_5 1010 0x010 AES_KEY2_2 RW 0x0000.0000 AES Key 2_2 1010 0x014 AES_KEY2_3 RW 0x0000.0000 AES Key 2_3 1010 0x018 AES_KEY2_0 RW 0x0000.0000 AES Key 2_0 1010 0x01C AES_KEY2_1 RW 0x0000.0000 AES Key 2_1 1010 0x020 AES_KEY1_6 RW 0x0000.0000 AES Key 1_6 1010 0x024 AES_KEY1_7 RW 0x0000.
PAGE 1009
Tiva™ TM4C129XNCZAD Microcontroller Table 13-5. AES Register Map (continued) Offset Name 0x08C Description See page 0x0000.0000 AES Interrupt Status 1027 RW 0x0000.0000 AES Interrupt Enable 1029 RW1C 0x0000.0000 AES Dirty Bits 1031 Type Reset AES_IRQSTATUS RO 0x090 AES_IRQENABLE 0x094 AES_DIRTYBITS AES µDMA Interrupt Registers (CRC and Cryptographic Modules (CCM) Offset) 0x020 AES_DMAIM RW 0x0000.0000 AES DMA Interrupt Mask 1032 0x024 AES_DMARIS RO 0x0000.
PAGE 1010
Advance Encryption Standard Accelerator (AES) Register 1: AES Key 2_6 (AES_KEY2_6), offset 0x000 Register 2: AES Key 2_7 (AES_KEY2_7), offset 0x004 Register 3: AES Key 2_4 (AES_KEY2_4), offset 0x008 Register 4: AES Key 2_5 (AES_KEY2_5), offset 0x00C Register 5: AES Key 2_2 (AES_KEY2_2), offset 0x010 Register 6: AES Key 2_3 (AES_KEY2_3), offset 0x014 Register 7: AES Key 2_0 (AES_KEY2_0), offset 0x018 Register 8: AES Key 2_1 (AES_KEY2_1), offset 0x01C Register 9: AES Key 1_6 (AES_KEY1_6), offset 0x020 Regist
PAGE 1011
Tiva™ TM4C129XNCZAD Microcontroller Table 13-6. AES Key Register Descriptions (continued) Register Name Address Offset Description AES_KEY1_2 0x030 Secure Key AES_KEY1_3 0x034 Secure Key (MSW for 128-bit key) AES_KEY1_0 0x038 Secure Key (LSW for 128-bit key) AES_KEY1_1 0x03C Secure Key AES Key (AES_KEYn_n) Base 0x4403.6000 Offset 0x000 Type RW, reset 0x0000.
PAGE 1012
Advance Encryption Standard Accelerator (AES) Register 17: AES Initialization Vector Input 0 (AES_IV_IN_0), offset 0x040 Register 18: AES Initialization Vector Input 1 (AES_IV_IN_1), offset 0x044 Register 19: AES Initialization Vector Input 2 (AES_IV_IN_2), offset 0x048 Register 20: AES Initialization Vector Input 3 (AES_IV_IN_3), offset 0x04C This register contains the initialization vector input. AES Initialization Vector Input (AES_IV_IN_n) Base 0x4403.6000 Offset 0x040 Type RW, reset 0x0000.
PAGE 1013
Tiva™ TM4C129XNCZAD Microcontroller Register 21: AES Control (AES_CTRL), offset 0x050 This register determines the mode of operation of the AES Engine.
PAGE 1014
Advance Encryption Standard Accelerator (AES) Bit/Field Name Type Reset Description 28:25 reserved R 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 24:22 CCM_M RW 0 Counter with CBC-MAC (CCM) Defines M which indicates the length of the authentication field for CCM operations; the authentication field length equals two times the sum of CCM-M plus one.
PAGE 1015
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 15 CBCMAC RW 0 Description AES-CBC MAC Enable The DIRECTION bit must be set to 1 for this mode. Value Description 14 F9 RW 0 0 AES-CBC MAC mode is not enabled. 1 AES-CBC MAC mode enabled. AES f9 Mode Enable The AES key size must be set to 128-bit for this mode. Value Description 13 F8 RW 0 0 f9 mode is not enabled 1 f9 mode is enabled. AES f8 Mode Enable The KEY_SIZE must be set to 128-bit for this mode.
PAGE 1016
Advance Encryption Standard Accelerator (AES) Bit/Field Name Type Reset 8:7 CTR_WIDTH RW 0 Description AES-CTR Mode Counter Width Value Description 6 CTR RW 0 0x0 Counter is 32 bits 0x1 Counter is 64 bits 0x2 Counter is 96 bits 0x3 Counter is 128 bits Counter Mode This bit must also be set for GCM and CCM mode, when encryption/decryption is required. Value Description 5 MODE RW 0 0 Counter mode is not enabled. 1 Counter mode is enabled.
PAGE 1017
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 OUTPUT_READY RO 0 Description Output Ready Status Value Description 0 No AES output block is available. 1 An AES output block is available for the host to retrieve.
PAGE 1018
Advance Encryption Standard Accelerator (AES) Register 22: AES Crypto Data Length 0 (AES_C_LENGTH_0), offset 0x054 Register 23: AES Crypto Data Length 1 (AES_C_LENGTH_1), offset 0x058 AES Crypto Data Length n (AES_C_LENGTH_n) registers (LSW and MSW) store the cryptographic data length in bytes for all modes. The AES_C_LENGTH_0 register stores the most significant word and the AES_C_LENGTH_1 register stores the least significant word.
PAGE 1019
Tiva™ TM4C129XNCZAD Microcontroller Register 24: AES Authentication Data Length (AES_AUTH_LENGTH), offset 0x05C The AES Authentication Data Length (AES_AUTH_LENGTH) register stores the authentication data length in bytes for combined modes only (GCM or CCM). Supported AUTH lengths for CCM are from 0 to (216 - 28) bytes. For GCM any value up to (232 - 1) bytes can be used. Once processing with this context is started, this length decrements to zero.
PAGE 1020
Advance Encryption Standard Accelerator (AES) Register 25: AES Data RW Plaintext/Ciphertext 0 (AES_DATA_IN_0), offset 0x060 Register 26: AES Data RW Plaintext/Ciphertext 1 (AES_DATA_IN_1), offset 0x064 Register 27: AES Data RW Plaintext/Ciphertext 2 (AES_DATA_IN_2), offset 0x068 Register 28: AES Data RW Plaintext/Ciphertext 3 (AES_DATA_IN_3), offset 0x06C The AES Data RW Plaintext/Ciphertext n (AES_DATA_IN_n) registers are used to read and write plaintext/ciphertext.
PAGE 1021
Tiva™ TM4C129XNCZAD Microcontroller Register 29: AES Hash Tag Out 0 (AES_TAG_OUT_0), offset 0x070 Register 30: AES Hash Tag Out 1 (AES_TAG_OUT_1), offset 0x074 Register 31: AES Hash Tag Out 2 (AES_TAG_OUT_2), offset 0x078 Register 32: AES Hash Tag Out 3 (AES_TAG_OUT_3), offset 0x07C This register displays the Hash result. The AES_TAG_OUT_0 register is the most significant word of the Hash and the AES_TAG_OUT_3 register is the least significant word. AES Hash Tag Out (AES_TAG_OUT_n) Base 0x4403.
PAGE 1022
Advance Encryption Standard Accelerator (AES) Register 33: AES IP Revision Identifier (AES_REVISION), offset 0x080 This register contains the IP revision number of the AES. AES IP Revision Identifier (AES_REVISION) Base 0x4403.
PAGE 1023
Tiva™ TM4C129XNCZAD Microcontroller Register 34: AES System Configuration (AES_SYSCONFIG), offset 0x084 This register controls the IDLE and reset logic. Note: After one operation has completed, the AES_SYSCONFIG register must be cleared and re-configured for the next operation to ensure proper DMA and data operation functionality. AES System Configuration (AES_SYSCONFIG) Base 0x4403.6000 Offset 0x084 Type RW, reset 0x0000.
PAGE 1024
Advance Encryption Standard Accelerator (AES) Bit/Field Name Type Reset Description 10 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 9 MAP_CONTEXT_OUT_ ON_DATA_OUT RW 0 Map Context Out on Data Out Enable Value Description 8 DMA_REQ_CONTEXT_ OUT_EN RW 0 0 Original context out bit values are used.
PAGE 1025
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 4:2 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1 SOFTRESET RW 0 Soft reset Value Description 0 reserved RO 1 0 No operation 1 Start soft reset sequence Software should not rely on the value of a reserved bit.
PAGE 1026
Advance Encryption Standard Accelerator (AES) Register 35: AES System Status (AES_SYSSTATUS), offset 0x088 This register indicates if reset has completed. AES System Status (AES_SYSSTATUS) Base 0x4403.6000 Offset 0x088 Type RO, reset 0x0000.
PAGE 1027
Tiva™ TM4C129XNCZAD Microcontroller Register 36: AES Interrupt Status (AES_IRQSTATUS), offset 0x08C This register indicates the interrupt status. If one of the interrupt bits is set, the interrupt output is asserted. AES Interrupt Status (AES_IRQSTATUS) 31 30 29 28 27 26 25 24 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 15 14 13 12 11 10 9 8 22 21 20 19 18 17 16 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 7 6 5 4 3 2 1 0 CONTEXT_OUT Base 0x4403.
PAGE 1028
Advance Encryption Standard Accelerator (AES) Bit/Field Name Type Reset 0 CONTEXT_IN RO 0 Description Context In Interrupt Status Value Description 0 The context in interrupt is not active. 1 The context in interrupt is active and the interrupt output has been triggered.
PAGE 1029
Tiva™ TM4C129XNCZAD Microcontroller Register 37: AES Interrupt Enable (AES_IRQENABLE), offset 0x090 This register contains an enable bit for each unique interrupt generated by the module. It matches the layout of AES_IRQSTATUS register. An interrupt is enabled when the bit in this register is set to 1. An interrupt that is enabled is propagated to the NVIC controller. All AES software interrupts need to be enabled explicitly by writing this register.
PAGE 1030
Advance Encryption Standard Accelerator (AES) Bit/Field Name Type Reset 0 CONTEXT_IN RW 0 Description Context In Interrupt Enable Value Description 0 The context in interrupt is disabled. 1 The context in interrupt is enabled.
PAGE 1031
Tiva™ TM4C129XNCZAD Microcontroller Register 38: AES Dirty Bits (AES_DIRTYBITS), offset 0x094 This register can be used to identify if AES registers have been read or written to. AES Dirty Bits (AES_DIRTYBITS) Base 0x4403.6000 Offset 0x094 Type RW1C, reset 0x0000.
PAGE 1032
Advance Encryption Standard Accelerator (AES) Register 39: AES DMA Interrupt Mask (AES_DMAIM), offset 0x020 The AES DMA Interrupt Mask (AES_DMAIM) register controls interrupt behavior and is used to program which interrupts are suppressed. AES DMA Interrupt Mask (AES_DMAIM) Base 0x4403.0000 Offset 0x020 Type RW, reset 0x0000.
PAGE 1033
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 CIN RW 0 Description Context In DMA Done Interrupt Mask If this bit is unmasked, an interrupt is generated when the µDMA completes a context write to the internal register. Value Description 0 The CIN interrupt is suppressed and not sent to the interrupt controller. 1 The CIN interrupt is sent to the interrupt controller.
PAGE 1034
Advance Encryption Standard Accelerator (AES) Register 40: AES DMA Raw Interrupt Status (AES_DMARIS), offset 0x024 The AES DMA Raw Interrupt Status (AES_DMARIS) register contains the raw interrupt status. If any of these bits read 1, the processor is interrupted if the corresponding masked interrupt status bit is set to '1.' AES DMA Raw Interrupt Status (AES_DMARIS) Base 0x4403.0000 Offset 0x024 Type RO, reset 0x0000.
PAGE 1035
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 CIN RW 0 Description Context In DMA Done Raw Interrupt Status Value Description 0 No interrupt. 1 The µDMA has completed a context write to the internal register and an interrupt has been triggered and is pending.
PAGE 1036
Advance Encryption Standard Accelerator (AES) Register 41: AES DMA Masked Interrupt Status (AES_DMAMIS), offset 0x028 The AES DMA Masked Interrupt Status (AES_DMAMIS) register displays the raw interrupts that are unmasked in the AES DMA Raw Interrupt Status (AES_DMARIS) register. AES DMA Masked Interrupt Status (AES_DMAMIS) Base 0x4403.0000 Offset 0x028 Type RO, reset 0x0000.
PAGE 1037
Tiva™ TM4C129XNCZAD Microcontroller Register 42: AES DMA Interrupt Clear (AES_DMAIC), offset 0x02C The AES DMA Interrupt Clear (AES_DMAIC) register is used to clear the AES_DMARIS and AES_DMAMIS registers by writing a 1 to each register bit. Note: This registers always reads as zero. AES DMA Interrupt Clear (AES_DMAIC) Base 0x4403.0000 Offset 0x02C Type W1C, reset 0x0000.
PAGE 1038
Data Encryption Standard Accelerator (DES) 14 Data Encryption Standard Accelerator (DES) The DES module provides hardware accelerated data encryption and decryption functions. The module runs either the single DES or the triple DES (3DES) algorithm in compliance with the FIPS 46-3 standard and supports electronic codebook (ECB), cipher block chaining (CBC), and cipher feedback (CFB) modes of operation. It does not support the output feedback (OFB) mode of operation in hardware.
PAGE 1039
Tiva™ TM4C129XNCZAD Microcontroller The first option provides highest level of security; the last option is compatible with single DES. See Table 14-1 on page 1039 for key use. Table 14-1. Key Repartition Mode Key1_L Key1_H Key2_L Key2_H Key3_L Key3_H 64-bit (DES) √ √ X X X X 192-bit (3DES) √ √ √ √ √ √ ECB, CBC, and CFB modes can be used with DES and 3DES modes. 14.2 DES Block Diagram The module architecture consists of primary blocks, as shown in Figure 14-1 on page 1039.
PAGE 1040
Data Encryption Standard Accelerator (DES) ■ DMA context in - Request a new context (DES0 Cin) ■ DMA data in - Request input data (DES0 Din) ■ DMA data out - Request output data read (DES0 Dout) 14.2.2 Interrupt Control There is one interrupt for the DES that is sent to the interrupt controller. This interrupt is an OR of the enabled interrupt bits in the DES Interrupt Status (DES_IRQSTATUS) register. These bits are enabled through the DES Interrupt Enable (DES_IRQENABLE) register.
PAGE 1041
Tiva™ TM4C129XNCZAD Microcontroller of a 3x reduction in throughput. The DES buffered engine implements a 3DES logic wrapper around the 2-round DES core, enabling seamless 3DES encryption. 14.2.4.3 DES Cipher Core The DES cipher core implements the DES algorithm as specified in the FIPS 46-3. The core operates on the input block and performs the required substitution, shift, and mix operations. The core also applies the correct key-scheduling.
PAGE 1042
Data Encryption Standard Accelerator (DES) Figure 14-2. DES - ECB Feedback Mode Input buffer (plain text) 64 Key in Key register Input buffer (cipher text) Data_in 64 Key in DES core (encrypt) DES core (decrypt) Key register 192 192 64 Data_out 64 Output buffer (cipher text) Data_out Output buffer (plain text) Encryption 14.4.1.
PAGE 1043
Tiva™ TM4C129XNCZAD Microcontroller Figure 14-4. DES3DES-CFB Feedback Mode Input buffer (plain text) Input buffer (cipher text) 64 64 IV register 64 IV register data_in Key in DES core (encrypt) Key register 192 64 data_in Key in Key register 128 192 data_out 64 64 64 DES core (encrypt) 64 Temporary register 64 Output buffer (cipher text) 64 data_out Temporary register 64 Output buffer (plain text) Encryption Decryption 14.
PAGE 1044
Data Encryption Standard Accelerator (DES) Table 14-4. DES Algorithm Type Configuration 14.5.1.3 Step Register/Bit Field/Programming Model Value Load key 1 LSW. DES_KEY1_L[31:0] KEY1_L - Load key 1 MSW. DES_KEY1_H[31:0] KEY1_H - Select DES algorithm. DES_CTRL[3] TDES 0x0 Subsequence - Configure the 3DES Algorithm Type This subsequence details the 3DES algorithm type settings. Table 14-5. 3DES Algorithm Type Configuration Step Register/Bit Field/Programming Model Value Load key 1 LSW.
PAGE 1045
Tiva™ TM4C129XNCZAD Microcontroller Figure 14-5.
PAGE 1046
Data Encryption Standard Accelerator (DES) Table 14-7. DES DMA Mode (continued) Step Register/Bit Field/Programming Model Value Load the input buffer data HSW register. DES_DATA_H[31:0] DATA_H - 14.5.3 DES Events Servicing 14.5.3.1 Interrupt Servicing This section describes the event servicing of the module. Figure 14-6 on page 1046 shows the DES interrupt service. The registers used during event servicing are: DES_IRQSTATUS, DES_DATA_L, and DES_DATA_H. Figure 14-6.
PAGE 1047
Tiva™ TM4C129XNCZAD Microcontroller Figure 14-7.
PAGE 1048
Data Encryption Standard Accelerator (DES) Table 14-8. DES Register Map (continued) Description See page 0x0000.0000 DES Key 2 MSW for 128-Bit Key 1049 RW 0x0000.0000 DES Key 1 LSW for 64-Bit Key 1049 DES_KEY1_H RW 0x0000.0000 DES Key 1 MSW for 64-Bit Key 1049 0x018 DES_IV_L RW 0x0000.0000 DES Initialization Vector 1050 0x01C DES_IV_H RW 0x0000.0000 DES Initialization Vector 1051 0x020 DES_CTRL RW 0x8000.0000 DES Control 1052 0x024 DES_LENGTH RW 0x0000.
PAGE 1049
Tiva™ TM4C129XNCZAD Microcontroller Register 1: DES Key 3 LSW for 192-Bit Key (DES_KEY3_L), offset 0x000 Register 2: DES Key 3 MSW for 192-Bit Key (DES_KEY3_H), offset 0x004 Register 3: DES Key 2 LSW for 128-Bit Key (DES_KEY2_L), offset 0x008 Register 4: DES Key 2 MSW for 128-Bit Key (DES_KEY2_H), offset 0x00C Register 5: DES Key 1 LSW for 64-Bit Key (DES_KEY1_L), offset 0x010 Register 6: DES Key 1 MSW for 64-Bit Key (DES_KEY1_H), offset 0x014 The function of each of these registers is described in more de
PAGE 1050
Data Encryption Standard Accelerator (DES) Register 7: DES Initialization Vector (DES_IV_L), offset 0x018 Least significant word of the initialization vector. DES Initialization Vector (DES_IV_L) Base 0x4403.8000 Offset 0x018 Type RW, reset 0x0000.
PAGE 1051
Tiva™ TM4C129XNCZAD Microcontroller Register 8: DES Initialization Vector (DES_IV_H), offset 0x01C Most significant word of the initialization vector. DES Initialization Vector (DES_IV_H) Base 0x4403.8000 Offset 0x01C Type RW, reset 0x0000.
PAGE 1052
Data Encryption Standard Accelerator (DES) Register 9: DES Control (DES_CTRL), offset 0x020 DES Control (DES_CTRL) Base 0x4403.8000 Offset 0x020 Type RW, reset 0x8000.
PAGE 1053
Tiva™ TM4C129XNCZAD Microcontroller Register 10: DES Cryptographic Data Length (DES_LENGTH), offset 0x024 Indicates the cryptographic data length in bytes for all modes. Once processing is started with this context, this length decrements to zero. Data lengths up to (232 - 1) bytes are allowed. A write to this register triggers the engine to start using this context. Note: A read of this register returns all zeros. DES Cryptographic Data Length (DES_LENGTH) Base 0x4403.
PAGE 1054
Data Encryption Standard Accelerator (DES) Register 11: DES LSW Data RW (DES_DATA_L), offset 0x028 Data register (LSW) to read/write encrypted/decrypted data. DES LSW Data RW (DES_DATA_L) Base 0x4403.8000 Offset 0x028 Type RW, reset 0x0000.
PAGE 1055
Tiva™ TM4C129XNCZAD Microcontroller Register 12: DES MSW Data RW (DES_DATA_H), offset 0x02C Data register (MSW) to read/write encrypted/decrypted data. DES MSW Data RW (DES_DATA_H) Base 0x4403.8000 Offset 0x02C Type RW, reset 0x0000.
PAGE 1056
Data Encryption Standard Accelerator (DES) Register 13: DES Revision Number (DES_REVISION), offset 0x030 Revision Number DES Revision Number (DES_REVISION) Base 0x4403.8000 Offset 0x030 Type RO, reset 0x0000.
PAGE 1057
Tiva™ TM4C129XNCZAD Microcontroller Register 14: DES System Configuration (DES_SYSCONFIG), offset 0x034 System Configuration of DES module Note: After one operation has completed, the DES_SYSCONFIG register must be cleared and re-configured for the next operation to ensure proper DMA and data operation functionality. DES System Configuration (DES_SYSCONFIG) Base 0x4403.8000 Offset 0x034 Type RW, reset 0x0000.
PAGE 1058
Data Encryption Standard Accelerator (DES) Bit/Field Name Type Reset 4 reserved RO 0 3:2 SIDLE RW 0x0 Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 1059
Tiva™ TM4C129XNCZAD Microcontroller Register 15: DES System Status (DES_SYSSTATUS), offset 0x038 System Status Register DES System Status (DES_SYSSTATUS) Base 0x4403.8000 Offset 0x038 Type RO, reset 0x0000.
PAGE 1060
Data Encryption Standard Accelerator (DES) Register 16: DES Interrupt Status (DES_IRQSTATUS), offset 0x03C This register indicates the interrupt status. If one of the interrupt bits is set the interrupt output will be asserted. DES Interrupt Status (DES_IRQSTATUS) Base 0x4403.8000 Offset 0x03C Type RO, reset 0x0000.
PAGE 1061
Tiva™ TM4C129XNCZAD Microcontroller Register 17: DES Interrupt Enable (DES_IRQENABLE), offset 0x040 This register contains an enable bit for each unique interrupt generated by the module. It matches the layout of DES_IRQSTATUS register. An interrupt is enabled when the bit in this register is set to 1. DES Interrupt Enable (DES_IRQENABLE) Base 0x4403.8000 Offset 0x040 Type RW, reset 0x0000.
PAGE 1062
Data Encryption Standard Accelerator (DES) Register 18: DES Dirty Bits (DES_DIRTYBITS), offset 0x044 DES Dirty Bits (DES_DIRTYBITS) Base 0x4403.8000 Offset 0x044 Type RW1C, reset 0x0000.
PAGE 1063
Tiva™ TM4C129XNCZAD Microcontroller Register 19: DES DMA Interrupt Mask (DES_DMAIM), offset 0x030 The DES DMA Interrupt Mask register control interrupt behavior and are used to program which interrupts are suppressed. DES DMA Interrupt Mask (DES_DMAIM) Base 0x4403.0000 Offset 0x030 Type RW, reset 0x0000.
PAGE 1064
Data Encryption Standard Accelerator (DES) Register 20: DES DMA Raw Interrupt Status (DES_DMARIS), offset 0x034 The DES DMA Raw Interrupt Status register contains the raw interrupt status. If any of these bits read 1, the processor is interrupted if the corresponding masked interrupt status bit is set to 1. DES DMA Raw Interrupt Status (DES_DMARIS) Base 0x4403.0000 Offset 0x034 Type RO, reset 0x0000.
PAGE 1065
Tiva™ TM4C129XNCZAD Microcontroller Register 21: DES DMA Masked Interrupt Status (DES_DMAMIS), offset 0x038 The DES DMA Masked Interrupt Status register displays the raw interrupts that are unmasked in the DES DMA Raw Interrupt Status (DES_DMARIS) register. DES DMA Masked Interrupt Status (DES_DMAMIS) Base 0x4403.0000 Offset 0x038 Type RO, reset 0x0000.
PAGE 1066
Data Encryption Standard Accelerator (DES) Register 22: DES DMA Interrupt Clear (DES_DMAIC), offset 0x03C The DES DMA Interrupt Clear register is used to clear the DES_DMARIS and DES_DMAMIS registers by writing a 1 to the corresponding register bit. Note: This registers always reads as zero. DES DMA Interrupt Clear (DES_DMAIC) Base 0x4403.0000 Offset 0x03C Type W1C, reset 0x0000.
PAGE 1067
Tiva™ TM4C129XNCZAD Microcontroller 15 SHA/MD5 Accelerator The SHA/MD5 module provides hardware-accelerated hash functions and can run: ■ MD5 message digest algorithm developed by Ron Rivest in 1991 ■ SHA-1 algorithm compliant with the FIPS 180-3 standard ■ SHA-2 (SHA-224 and SHA-256) algorithm compliant with the FIPS 180-3 standard ■ Hash message authentication code (HMAC) operation The algorithms produce a condensed representation of a message or a data file, called digest or signature, which can then b
PAGE 1068
SHA/MD5 Accelerator Interrupt Handler 15.1.1.1 Host Interface Bank Hash Scheduler µDMA Interface to µDMA and Interrupt Handler Figure 15-1.
PAGE 1069
Tiva™ TM4C129XNCZAD Microcontroller 15.1.1.4 Host Interface Bank The Host Interface Bank can access the hash core for hashing individual 64-byte hash blocks. The Host Interface Bank contains registers such as the data FIFO (SHA Data n Input (SHA_DATA_n_IN) registers), the SHA Inner Digest x (SHA_IDIGEST_X) registers, and several control and status registers.
PAGE 1070
SHA/MD5 Accelerator when context out, context in, data in or data out is ready. The SHA Interrupt Status (SHA_IRQSTATUS), offset 0x118, indicates when an interrupt is triggered. Note: If the application uses Interrupt Mode, an interrupt is generated for each block of processed data. To support larger data flow, SHA µDMA Mode should be used and the bits in the SHA_IRQENABLE register should be cleared. Table 15-1. Interrupts and Events 15.1.
PAGE 1071
Tiva™ TM4C129XNCZAD Microcontroller data to process. Data must be written to the 16 x 32-bit SHA_DATA_n_IN registers that provide storage for one 64-byte block of data. Unless the CLOSE_HASH bit is set, all of the SHA_DATA_n_IN input buffers must be filled. Data can be written by single write accesses to the 16 registers from a processor or by a DMA transfer.
PAGE 1072
SHA/MD5 Accelerator Table 15-4.
PAGE 1073
Tiva™ TM4C129XNCZAD Microcontroller SHA_ODIGEST_D, the SHA-1 outer digest from registers SHA_ODIGEST_A to SHA_ODIGEST_E, and the SHA-224 and SHA-256 outer digest from registersSHA_ODIGEST_A to SHA_ODIGEST_H. Note: The HMAC key is not preserved. If another block must be authenticated using the same key, the key must be reloaded by the host.
PAGE 1074
SHA/MD5 Accelerator If the size of the last block of data is less than or equal to 55 bytes, no additional 64-byte block is required. However, if the last block of data contains more than 55 bytes, an extra 64-byte block must be added to make the padding as specified by FIPS 180-1. This extra block is added automatically by the hardware; thus, the module is fed with a 64-byte block of data. However, appending a pad on the last block of data can result in the creation of an extra 64-byte block.
PAGE 1075
Tiva™ TM4C129XNCZAD Microcontroller Table 15-6. SHA Digest Processed in One Pass (continued) Digest (A to E) SHA_DATA_n_IN Round 1 digest calculation Second 64 bytes of message Round 2 digest calculation Last byte of message Final digest 15.1.5.2 SHA_DIGEST_COUNT SHA_MODE and SHA_LENGTH Read: 129 MD5 Mode Starting a New Hash To start a new hash, perform the following steps: 1. Set the ALGO bit field in the SHA_MODE register to 0x0 to select the MD5 algorithm. 2.
PAGE 1076
SHA/MD5 Accelerator Closing a Hash The amount of data to hash is not necessarily a multiple of 64 bytes. In this case, the CLOSE_HASH bit in the SHA_MODE register must be set to append padding so that the message size becomes a multiple of 64 bytes. See the previous MD5 algorithm for more information on padding. The module is fed with a 64-byte block of data, as long as enough data is available. However, a pad is appended on the last block of data. This can result in the creation of an extra 64-byte block.
PAGE 1077
Tiva™ TM4C129XNCZAD Microcontroller Table 15-7. SHA/MD5 Performance (continued) Operation Algorithm Cycles per operation Cycles per block MD5 196 / 261 65 SHA-1 244 / 325 81 HMAC from Key SHA-224 196 / 261 65 SHA-256 196 / 261 65 MD5 66 / 131 65 SHA-1 82 / 163 81 SHA-224 66 / 131 65 SHA-256 66 / 131 65 HMAC from precomputes Note: 15.1.7 An extra block needs to be processed if the length of the data block to be hashed module 64 is 0 or equal to 56.
PAGE 1078
SHA/MD5 Accelerator 2. Pad the rest of the SHA _ODIGEST_x and SHA_IDIGEST registers with zeros. 3. Load the message in the SHA_DATA_n_IN FIFO registers. 4. Enable HMAC key processing by setting the HMAC_KEY_PROC bit in the SHA_MODE register. 5. Select the SHA-1 hash function by programming the ALGO bit in the SHA_MODE register to 0x1. 6. Select the already loaded key by programming the ALGO_CONSTANT bit in the SHA_MODE register to 0x0. 7.
PAGE 1079
Tiva™ TM4C129XNCZAD Microcontroller Table 15-9. SHA-1 Apply on the Key Step Register/Bit Field/Programming Model Value Load the first part of the key. (Here, the key is like a message.) SHA_DATA_n_IN (i = 0 to 15) - Select the SHA-1 hash function. SHA_MODE[2:1] ALGO 0x1 Select a new hash operation. SHA_MODE[3] ALGO_CONSTANT 0x1 Close the hash; the key is processed in single pass.
PAGE 1080
SHA/MD5 Accelerator Table 15-10. Interrupt Mode (continued) Step Register/Bit Field/Programming Model Value Load the message length; this is the trigger to start processing. SHA_LENGTH[31:0] LENGTH - SHA/MD5 DMA Mode The procedure in configures the SHA/MD5 module to work in DMA-based mode. Table 15-11. DMA Mode Step Register/Bit Field/Programming Model Value Enable the DMA request to the CDMA controller.
PAGE 1081
Tiva™ TM4C129XNCZAD Microcontroller Figure 15-3.
PAGE 1082
SHA/MD5 Accelerator Table 15-12. SHA/MD5 Register Map (continued) Description See page 0x0000.0000 SHA Outer Digest E 1085 RW 0x0000.0000 SHA Outer Digest F 1085 SHA_ODIGEST_G RW 0x0000.0000 SHA Outer Digest G 1085 0x01C SHA_ODIGEST_H RW 0x0000.0000 SHA Outer Digest H 1085 0x020 SHA_IDIGEST_A RW 0x0000.0000 SHA Inner Digest A 1085 0x024 SHA_IDIGEST_B RW 0x0000.0000 SHA Inner Digest B 1085 0x028 SHA_IDIGEST_C RW 0x0000.
PAGE 1083
Tiva™ TM4C129XNCZAD Microcontroller Table 15-12. SHA/MD5 Register Map (continued) Description See page 0x0000.0001 SHA System Configuration 1092 RO 0x0000.0001 SHA System Status 1094 SHA_IRQSTATUS RO 0x0000.0008 SHA Interrupt Status 1095 SHA_IRQENABLE RW 0x0000.0007 SHA Interrupt Enable 1096 Offset Name Type Reset 0x110 SHA_SYSCONFIG RW 0x114 SHA_SYSSTATUS 0x118 0x11C Encryption Control (Encryption Control Offset) 0x010 SHA_DMAIM RW 0x0000.
PAGE 1084
SHA/MD5 Accelerator Table 15-13.
PAGE 1085
Tiva™ TM4C129XNCZAD Microcontroller Register 1: SHA Outer Digest A (SHA_ODIGEST_A), offset 0x000 Register 2: SHA Outer Digest B (SHA_ODIGEST_B), offset 0x004 Register 3: SHA Outer Digest C (SHA_ODIGEST_C), offset 0x008 Register 4: SHA Outer Digest D (SHA_ODIGEST_D), offset 0x00C Register 5: SHA Outer Digest E (SHA_ODIGEST_E), offset 0x010 Register 6: SHA Outer Digest F (SHA_ODIGEST_F), offset 0x014 Register 7: SHA Outer Digest G (SHA_ODIGEST_G), offset 0x018 Register 8: SHA Outer Digest H (SHA_ODIGEST_H),
PAGE 1086
SHA/MD5 Accelerator Register 17: SHA Digest Count (SHA_DIGEST_COUNT), offset 0x040 This register is written with the initial digest count and can be read to determine the digest count result. Note that for Initial Digest Count writes, bits 5:0 must be zero. This register is written the initial digest byte count when both the HMAC_KEY_PROC bit and the ALGO_CONSTANT bit is zero in the SHA_MODE register.
PAGE 1087
Tiva™ TM4C129XNCZAD Microcontroller Register 18: SHA Mode (SHA_MODE), offset 0x044 This register is written to configure the hash algorithm to be used in the hash operation. SHA Mode (SHA_MODE) 29 28 27 26 25 24 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 15 14 13 12 11 10 9 8 22 21 20 19 18 17 16 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 7 6 5 4 3 2 1 0 reserved CLOSE_HASH ALGO_CONSTANT 30 HMAC_KEY_PROC 31 HMAC_OUTER_HASH Base 0x4403.
PAGE 1088
SHA/MD5 Accelerator Bit/Field Name Type Reset Description 5 HMAC_KEY_PROC RW 0x00 HMAC Key Processing Enable This bit enables HMAC key processing on the 512-bit HMAC key loaded into the SHA_IDIGEST_A through SHA_IDIGEST_H registers and the SHA_ODIGEST_A through SHA_ODIGEST_H register block. Once HMAC key processing is finished, this bit is automatically cleared and the resulting Inner and Outer digest is available in the SHA_IDIGEST_x and SHA_ODIGEST_x respectively.
PAGE 1089
Tiva™ TM4C129XNCZAD Microcontroller Register 19: SHA Length (SHA_LENGTH), offset 0x048 WRITE: Block Length/Remaining Byte Count (bytes) READ: Remaining Byte Count. The value programmed MUST be a 64-byte multiple if Close Hash is set to 0. This register is also the trigger to start processing: once this register is written, the core will commence requesting input data via DMA or IRQ (if programmed length > 0) and start processing.
PAGE 1090
SHA/MD5 Accelerator Register 20: SHA Data 0 Input (SHA_DATA_0_IN), offset 0x080 Register 21: SHA Data 1 Input (SHA_DATA_1_IN), offset 0x084 Register 22: SHA Data 2 Input (SHA_DATA_2_IN), offset 0x088 Register 23: SHA Data 3 Input (SHA_DATA_3_IN), offset 0x08C Register 24: SHA Data 4 Input (SHA_DATA_4_IN), offset 0x090 Register 25: SHA Data 5 Input (SHA_DATA_5_IN), offset 0x094 Register 26: SHA Data 6 Input (SHA_DATA_6_IN), offset 0x098 Register 27: SHA Data 7 Input (SHA_DATA_7_IN), offset 0x09C Register 28
PAGE 1091
Tiva™ TM4C129XNCZAD Microcontroller Register 36: SHA Revision (SHA_REVISION), offset 0x100 This register provides the unique revision number of the module. This can be used by the driver to determine the capabilities available. SHA Revision (SHA_REVISION) Base 0x4403.
PAGE 1092
SHA/MD5 Accelerator Register 37: SHA System Configuration (SHA_SYSCONFIG), offset 0x110 System configuration register Note: After one operation has completed, the SHA_SYSCONFIG register must be cleared and re-configured for the next operation to ensure proper µDMA and data operation functionality. SHA System Configuration (SHA_SYSCONFIG) Base 0x4403.4000 Offset 0x110 Type RW, reset 0x0000.
PAGE 1093
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 DMA_EN RW 0 Description µDMA Request Enable This bit controls whether the µDMA interrupts can be programmed/controlled in the SHA_DMA_IM register. Note: If the µDMA is used for transferring data, then the IT_EN bit should be set to 0 and the SHA_IRQENABLE register should be clear. Value Description 2 IT_EN RW 0 0 µDMA interrupts are disabled. 1 µDMA interrupts are enabled.
PAGE 1094
SHA/MD5 Accelerator Register 38: SHA System Status (SHA_SYSSTATUS), offset 0x114 System status register SHA System Status (SHA_SYSSTATUS) Base 0x4403.4000 Offset 0x114 Type RO, reset 0x0000.
PAGE 1095
Tiva™ TM4C129XNCZAD Microcontroller Register 39: SHA Interrupt Status (SHA_IRQSTATUS), offset 0x118 Interrupt Status Register SHA Interrupt Status (SHA_IRQSTATUS) 29 28 27 26 25 24 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 15 14 13 12 11 10 9 8 22 21 20 19 18 17 16 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 7 6 5 4 3 2 1 0 reserved OUTPUT_READY 30 INPUT_READY 31 CONTEXT_READY Base 0x4403.4000 Offset 0x118 Type RO, reset 0x0000.
PAGE 1096
SHA/MD5 Accelerator Register 40: SHA Interrupt Enable (SHA_IRQENABLE), offset 0x11C The SHA_IRQENABLE register contains an enable bit for each unique interrupt. An interrupt is enabled when both the global enable, the IT_EN bit, in the SHA_SYSCONFIG register and the bit in this register are both set to 1.
PAGE 1097
Tiva™ TM4C129XNCZAD Microcontroller 15.4 SHA/MD5 µDMA Control Register Descriptions (Encryption Control Offset) This section lists and describes the SHA/MD5 µDMA registers, in numerical order by address offset. Registers in this section are relative to the Encryption Control base address of 0x4403.0000. Note: The SHA module can only be accessed through privileged mode.
PAGE 1098
SHA/MD5 Accelerator Register 41: SHA DMA Interrupt Mask (SHA_DMAIM), offset 0x010 The SHA DMA Interrupt Mask (SHA_DMA_IM) register controls interrupt behavior and are used to program which interrupts are suppressed. SHA DMA Interrupt Mask (SHA_DMAIM) Base Offset 0x010 Type RW, reset 0x0000.
PAGE 1099
Tiva™ TM4C129XNCZAD Microcontroller Register 42: SHA DMA Raw Interrupt Status (SHA_DMARIS), offset 0x014 The SHA DMA Raw Interrupt Status (SHA_DMA_RIS) register contains the raw interrupt status. If any of these bits read 1, the processor is interrupted if the corresponding masked interrupt status bit is set to '1.' SHA DMA Raw Interrupt Status (SHA_DMARIS) Base Offset 0x014 Type RO, reset 0x0000.
PAGE 1100
SHA/MD5 Accelerator Register 43: SHA DMA Masked Interrupt Status (SHA_DMAMIS), offset 0x018 The SHA DMA Masked Interrupt Status (SHA_DMA_MIS) register displays the raw interrupts that are unmasked in the SHA_DMA_RIS register. SHA DMA Masked Interrupt Status (SHA_DMAMIS) Base Offset 0x018 Type RO, reset 0x0000.
PAGE 1101
Tiva™ TM4C129XNCZAD Microcontroller Register 44: SHA DMA Interrupt Clear (SHA_DMAIC), offset 0x01C The SHA DMA Interrupt Clear register is used to clear the SHA_DMA_RIS and SHA_DMA_MIS registers by writing a 1 to each register bit. Note: This registers always reads as zero. SHA DMA Interrupt Clear (SHA_DMAIC) Base Offset 0x01C Type W1C, reset 0x0000.
PAGE 1102
General-Purpose Timers 16 General-Purpose Timers Programmable timers can be used to count or time external events that drive the Timer input pins. The TM4C129XNCZAD General-Purpose Timer Module (GPTM) contains 16/32-bit GPTM blocks. Each 16/32-bit GPTM block provides two 16-bit timers/counters (referred to as Timer A and Timer B) that can be configured to operate independently as timers or event counters, or concatenated to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).
PAGE 1103
Tiva™ TM4C129XNCZAD Microcontroller ■ Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine ■ Efficient transfers using Micro Direct Memory Access Controller (µDMA) – Dedicated channel for each timer – Burst request generated on timer interrupt 16.1 Block Diagram In the block diagram, the specific Capture Compare PWM (CCP) pins available depend on the TM4C129XNCZAD device.
PAGE 1104
General-Purpose Timers Table 16-1. Available CCP Pins (continued) Timer 16/32-Bit Timer 3 16/32-Bit Timer 4 16/32-Bit Timer 5 16/32-Bit Timer 6 16/32-Bit Timer 7 16.
PAGE 1105
Tiva™ TM4C129XNCZAD Microcontroller Table 16-2. General-Purpose Timers Signals (212BGA) (continued) Pin Name 16.3 Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description T3CCP0 V5 A4 L18 B14 PA6 (3) PD4 (3) PM2 (3) PS2 (3) I/O TTL 16/32-Bit Timer 3 Capture/Compare/PWM 0. T3CCP1 R7 B4 L19 A14 PA7 (3) PD5 (3) PM3 (3) PS3 (3) I/O TTL 16/32-Bit Timer 3 Capture/Compare/PWM 1. T4CCP0 A16 B3 M18 V9 PB0 (3) PD6 (3) PM4 (3) PS4 (3) I/O TTL 16/32-Bit Timer 4 Capture/Compare/PWM 0.
PAGE 1106
General-Purpose Timers edge time and PWM mode, the prescaler always acts as a timer extension, regardless of the count direction. Table 16-3.
PAGE 1107
Tiva™ TM4C129XNCZAD Microcontroller register, offset 0xFC8, software can selects an alternate clock source as programmed in the Alternate Clock Configuration (ALTCLKCFG) register, offset 0x138 in the System Control Module. The alternate clock source options available are PIOSC, RTCOSC and LFIOSC. Refer to “System Control” on page 230 for additional information.
PAGE 1108
General-Purpose Timers GPTMTnPR registers), the timer reloads with 0x0. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the GPTMCTL register. If configured as a periodic timer, the timer starts counting again on the next cycle.
PAGE 1109
Tiva™ TM4C129XNCZAD Microcontroller Table 16-5. 16-Bit Timer With Prescaler Configurations Prescale (8-bit value) a # of Timer Clocks (Tc) Max Time Units 00000000 1 Pending ms 00000001 2 Pending ms 00000010 3 Pending ms ------------ -- -- -- 11111101 254 Pending ms 11111110 255 Pending ms 11111111 256 Pending ms a. Tc is the clock period. Timer Compare Action Mode The timer compare mode is an extension to the GPTM's existing one-shot and periodic modes.
PAGE 1110
General-Purpose Timers When software writes the TAEN bit in the GPTMCTL register, the counter starts counting up from its preloaded value of 0x1. When the current count value matches the preloaded value in the GPTMTnMATCHR registers, the GPTM asserts the RTCRIS bit in GPTMRIS and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When the timer value reaches the terminal count, the timer rolls over and continues counting up from 0x0.
PAGE 1111
Tiva™ TM4C129XNCZAD Microcontroller configuring and enabling the appropriate μDMA channel as well as the type of trigger enable in the GPTM DMA Event (GPTMDMAEV) register. See “Channel Configuration” on page 712. After the match value is reached in down-count mode, the counter is then reloaded using the value in GPTMTnILR and GPTMTnPR registers, and stopped because the GPTM automatically clears the TnEN bit in the GPTMCTL register.
PAGE 1112
General-Purpose Timers Table 16-8. Counter Values When the Timer is Enabled in Input Event-Count Mode Register Count Down Mode Count Up Mode TnR GPTMTnILR 0x0 TnV GPTMTnILR 0x0 When software writes the TnEN bit in the GPTMCTL register, the timer is enabled for event capture. When the selected input event is detected, the current timer counter value is captured in the GPTMTnR and GPTMTnPS register and is available to be read by the microcontroller.
PAGE 1113
Tiva™ TM4C129XNCZAD Microcontroller Figure 16-3. 16-Bit Input Edge-Time Mode Example Count 0xFFFF GPTMTnR=X GPTMTnR=Y GPTMTnR=Z Z X Y Time Input Signal Note: When operating in Edge-time mode, the counter uses a modulo 224 count if prescaler is enabled or 216, if not. If there is a possibility the edge could take longer than the count, then another timer configured in periodic-timer mode can be implemented to ensure detection of the missed edge.
PAGE 1114
General-Purpose Timers Mode” on page 1116). On the next counter cycle in periodic mode, the counter reloads its start value from the GPTMTnILR and GPTMTnPR registers and continues counting until disabled by software clearing the TnEN bit in the GPTMCTL register. The timer is capable of generating interrupts based on three types of events: rising edge, falling edge, or both.
PAGE 1115
Tiva™ TM4C129XNCZAD Microcontroller Figure 16-4. 16-Bit PWM Mode Example Count GPTMTnR=GPTMnMR GPTMTnR=GPTMnMR 0xC350 0x411A Time TnEN set TnPWML = 0 Output Signal TnPWML = 1 When synchronizing the timers using the GPTMSYNC register, the timer must be properly configured to avoid glitches on the CCP outputs. Both the TnPLO and the TnMRSU bits must be set in the GPTMTnMR register.
PAGE 1116
General-Purpose Timers Figure 16-6. CCP Output, GPTMTnMATCHR = GPTMTnILR GPTMnMATCHR CounterValue GPTMnILR CCP CCP not set if GPTMnMATCHR = GPTMnILR Figure 16-7 on page 1116 shows how the CCP output operates when the PLO and MRSU bits are set and the GPTMTnILR is greater than the GPTMTnMATCHR value. Figure 16-7. CCP Output, GPTMTnILR > GPTMTnMATCHR GPTMnILR GPTMnMATCHR = GPTMnILR-1 GPTMnMATCHR = GPTMnILR-2 GPTMnMATCHR == 0 16.3.
PAGE 1117
Tiva™ TM4C129XNCZAD Microcontroller Figure 16-8. Timer Daisy Chain GP Timer N+1 1 0 GPTMTnMR.TnWOT Timer B ADC Trigger Timer B Timer A Timer A ADC Trigger GP Timer N 1 0 GPTMTnMR.TnWOT Timer B ADC Trigger Timer B Timer A 16.3.5 Timer A ADC Trigger Synchronizing GP Timer Blocks The GPTM Synchronizer Control (GPTMSYNC) register in the GPTM0 block can be used to synchronize selected timers to begin counting at the same time.
PAGE 1118
General-Purpose Timers 16.3.6 DMA Operation The timers each have a dedicated μDMA channel and can provide a request signal to the μDMA controller. Pulse requests are generated by a timer via its own dma_req signal. A dma_done signal is provided from the µDMA to each timer to indicate transfer completion and trigger a µDMA done interrupt (DMAnRIS) in the GPTM Raw Interrupt Status Register (GPTMRIS) register. The request is a burst type and occurs whenever a timer raw interrupt condition occurs.
PAGE 1119
Tiva™ TM4C129XNCZAD Microcontroller In the 32-bit modes, the GPTM translates a 32-bit write access to GPTMTAILR into a write access to both GPTMTAILR and GPTMTBILR. The resulting word ordering for such a write operation is: GPTMTBILR[15:0]:GPTMTAILR[15:0] Likewise, a 32-bit read access to GPTMTAR returns the value: GPTMTBR[15:0]:GPTMTAR[15:0] A 32-bit read access to GPTMTAV returns the value: GPTMTBV[15:0]:GPTMTAV[15:0] 16.
PAGE 1120
General-Purpose Timers If the TnMIE bit in the GPTMTnMR register is set, the RTCRIS bit in the GPTMRIS register is set, and the timer continues counting. In One-Shot mode, the timer stops counting after the time-out event. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode reloads the timer and continues counting after the time-out event. 16.4.2 Real-Time Clock (RTC) Mode To use the RTC mode, the timer must have a 32.768-KHz input signal on an even CCP input.
PAGE 1121
Tiva™ TM4C129XNCZAD Microcontroller 6. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register. 7. Set the TnEN bit in the GPTMCTL register to enable the timer and begin waiting for edge events. 8. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.
PAGE 1122
General-Purpose Timers 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TnPWML field of the GPTM Control (GPTMCTL) register. 5. If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR). 6. If PWM interrupts are used, configure the interrupt condition in the TnEVENT field in the GPTMCTL register and enable the interrupts by setting the TnPWMIE bit in the GPTMTnMR register.
PAGE 1123
Tiva™ TM4C129XNCZAD Microcontroller Table 16-11. Timers Register Map (continued) Description See page 0x0000.0000 GPTM Raw Interrupt Status 1143 RO 0x0000.0000 GPTM Masked Interrupt Status 1146 GPTMICR W1C 0x0000.0000 GPTM Interrupt Clear 1149 0x028 GPTMTAILR RW 0xFFFF.FFFF GPTM Timer A Interval Load 1151 0x02C GPTMTBILR RW 0x0000.FFFF GPTM Timer B Interval Load 1152 0x030 GPTMTAMATCHR RW 0xFFFF.FFFF GPTM Timer A Match 1153 0x034 GPTMTBMATCHR RW 0x0000.
PAGE 1124
General-Purpose Timers Register 1: GPTM Configuration (GPTMCFG), offset 0x000 This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode. Important: Bits in this register should only be changed when the TAEN and TBEN bits in the GPTMCTL register are cleared. GPTM Configuration (GPTMCFG) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.
PAGE 1125
Tiva™ TM4C129XNCZAD Microcontroller Register 2: GPTM Timer A Mode (GPTMTAMR), offset 0x004 This register configures the GPTM based on the configuration selected in the GPTMCFG register. When in PWM mode, set the TAAMS bit, clear the TACMR bit, and configure the TAMR field to 0x1 or 0x2. This register controls the modes for Timer A when it is used individually. When Timer A and Timer B are concatenated, this register controls the modes for both Timer A and Timer B, and the contents of GPTMTBMR are ignored.
PAGE 1126
General-Purpose Timers Bit/Field Name Type Reset 12 TACINTD RW 0 Description One-shot/Periodic Interrupt Disable Value Description 11 TAPLO RW 0 0 Time-out interrupt functions as normal. 1 Time-out interrupt are disabled. GPTM Timer A PWM Legacy Operation Value Description 0 Legacy operation with CCP pin driven Low when the GPTMTAILR is reloaded after the timer reaches 0. 1 CCP is driven High when the GPTMTAILR is reloaded after the timer reaches 0. This bit is only valid in PWM mode.
PAGE 1127
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 8 TAILD RW 0 Description GPTM Timer A Interval Load Write Value Description 0 Update the GPTMTAR and GPTMTAV registers with the value in the GPTMTAILR register on the next cycle. Also update the GPTMTAPS register with the value in the GPTMTAPR register on the next cycle. 1 Update the GPTMTAR and GPTMTAV registers with the value in the GPTMTAILR register on the next timeout.
PAGE 1128
General-Purpose Timers Bit/Field Name Type Reset 4 TACDIR RW 0 Description GPTM Timer A Count Direction Value Description 0 The timer counts down. 1 The timer counts up. When counting up, the timer starts from a value of 0x0. When in PWM or RTC mode, the status of this bit is ignored. PWM mode always counts down and RTC mode always counts up. 3 TAAMS RW 0 GPTM Timer A Alternate Mode Select The TAAMS values are defined as follows: Value Description 0 Capture or compare mode is enabled.
PAGE 1129
Tiva™ TM4C129XNCZAD Microcontroller Register 3: GPTM Timer B Mode (GPTMTBMR), offset 0x008 This register configures the GPTM based on the configuration selected in the GPTMCFG register. When in PWM mode, set the TBAMS bit, clear the TBCMR bit, and configure the TBMR field to 0x1 or 0x2. This register controls the modes for Timer B when it is used individually. When Timer A and Timer B are concatenated, this register is ignored and GPTMTAMR controls the modes for both Timer A and Timer B.
PAGE 1130
General-Purpose Timers Bit/Field Name Type Reset 12 TBCINTD RW 0 Description One-Shot/Periodic Interrupt Disable Value Description 11 TBPLO RW 0 0 Time-out interrupt functions normally 1 Time-out interrupt functionality is disabled GPTM Timer B PWM Legacy Operation Value Description 0 Legacy operation with CCP pin driven Low when the GPTMTAILR is reloaded after the timer reaches 0. 1 CCP is driven High when the GPTMTAILR is reloaded after the timer reaches 0.
PAGE 1131
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 8 TBILD RW 0 Description GPTM Timer B Interval Load Write Value Description 0 Update the GPTMTBR and GPTMTBV registers with the value in the GPTMTBILR register on the next cycle. Also update the GPTMTBPS register with the value in the GPTMTBPR register on the next cycle. 1 Update the GPTMTBR and GPTMTBV registers with the value in the GPTMTBILR register on the next timeout.
PAGE 1132
General-Purpose Timers Bit/Field Name Type Reset 4 TBCDIR RW 0 Description GPTM Timer B Count Direction Value Description 0 The timer counts down. 1 The timer counts up. When counting up, the timer starts from a value of 0x0. When in PWM or RTC mode, the status of this bit is ignored. PWM mode always counts down and RTC mode always counts up. 3 TBAMS RW 0 GPTM Timer B Alternate Mode Select The TBAMS values are defined as follows: Value Description 0 Capture or compare mode is enabled.
PAGE 1133
Tiva™ TM4C129XNCZAD Microcontroller Register 4: GPTM Control (GPTMCTL), offset 0x00C This register is used alongside the GPTMCFG and GMTMTnMR registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module. Important: Bits in this register should only be changed when the TnEN bit for the respective timer is cleared. GPTM Control (GPTMCTL) 16/32-bit Timer 0 base: 0x4003.
PAGE 1134
General-Purpose Timers Bit/Field Name Type Reset 11:10 TBEVENT RW 0x0 Description GPTM Timer B Event Mode The TBEVENT values are defined as follows: Value Description 0x0 Positive edge 0x1 Negative edge 0x2 Reserved 0x3 Both edges Note: 9 TBSTALL RW 0 If PWM output inversion is enabled, edge detection interrupt behavior is reversed. Thus, if a positive-edge interrupt trigger has been set and the PWM inversion generates a postive edge, no event-trigger interrupt asserts.
PAGE 1135
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 TAOTE RW 0 Description GPTM Timer A Output Trigger Enable The TAOTE values are defined as follows: Value Description 0 The output Timer A ADC trigger is disabled. 1 The output Timer A ADC trigger is enabled. In addition, the ADC must be enabled and the timer selected as a trigger source with the EMn bit in the ADCEMUX register (see page 1239).
PAGE 1136
General-Purpose Timers Bit/Field Name Type Reset 0 TAEN RW 0 Description GPTM Timer A Enable The TAEN values are defined as follows: Value Description 0 Timer A is disabled. 1 Timer A is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
PAGE 1137
Tiva™ TM4C129XNCZAD Microcontroller Register 5: GPTM Synchronize (GPTMSYNC), offset 0x010 Note: This register is only implemented on GPTM Module 0 only. This register allows software to synchronize a number of timers. GPTM Synchronize (GPTMSYNC) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 16/32-bit Timer 6 base: 0x400E.
PAGE 1138
General-Purpose Timers Bit/Field Name Type Reset 11:10 SYNCT5 WO 0x0 Description Synchronize GPTM Timer 5 Value Description 9:8 SYNCT4 WO 0x0 0x0 GPTM5 is not affected. 0x1 A timeout event for Timer A of GPTM5 is triggered. 0x2 A timeout event for Timer B of GPTM5 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM5 is triggered. Synchronize GPTM Timer 4 Value Description 7:6 SYNCT3 WO 0x0 0x0 GPTM4 is not affected.
PAGE 1139
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1:0 SYNCT0 WO 0x0 Description Synchronize GPTM Timer 0 Value Description 0x0 GPTM0 is not affected. 0x1 A timeout event for Timer A of GPTM0 is triggered. 0x2 A timeout event for Timer B of GPTM0 is triggered. 0x3 A timeout event for both Timer A and Timer B of GPTM0 is triggered.
PAGE 1140
General-Purpose Timers Register 6: GPTM Interrupt Mask (GPTMIMR), offset 0x018 This register allows software to enable/disable GPTM controller-level interrupts. Setting a bit enables the corresponding interrupt, while clearing a bit disables it. GPTM Interrupt Mask (GPTMIMR) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.
PAGE 1141
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 9 CBMIM RW 0 Description GPTM Timer B Capture Mode Match Interrupt Mask The CBMIM values are defined as follows: Value Description 8 TBTOIM RW 0 0 Interrupt is disabled. 1 Interrupt is enabled. GPTM Timer B Time-Out Interrupt Mask The TBTOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. 7:6 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 1142
General-Purpose Timers Bit/Field Name Type Reset 1 CAMIM RW 0 Description GPTM Timer A Capture Mode Match Interrupt Mask The CAMIM values are defined as follows: Value Description 0 TATOIM RW 0 0 Interrupt is disabled. 1 Interrupt is enabled. GPTM Timer A Time-Out Interrupt Mask The TATOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.
PAGE 1143
Tiva™ TM4C129XNCZAD Microcontroller Register 7: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the GPTMIMR register. Each bit can be cleared by writing a 1 to its corresponding bit in GPTMICR. Note: The state of the GPTMRIS register is not affected by disabling and then re-enabling the timer using the TnEN bits in the GPTM Control (GPTMCTL) register.
PAGE 1144
General-Purpose Timers Bit/Field Name Type Reset 11 TBMRIS RO 0 Description GPTM Timer B Match Raw Interrupt Value Description 0 The match value has not been reached. 1 The TBMIE bit is set in the GPTMTBMR register, and the match values in the GPTMTBMATCHR and (optionally) GPTMTBPMR registers have been reached when configured in one-shot or periodic mode. This bit is cleared by writing a 1 to the TBMCINT bit in the GPTMICR register.
PAGE 1145
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 TAMRIS RO 0 Description GPTM Timer A Match Raw Interrupt Value Description 0 The match value has not been reached. 1 The TAMIE bit is set in the GPTMTAMR register, and the match value in the GPTMTAMATCHR and (optionally) GPTMTAPMR registers have been reached when configured in one-shot or periodic mode. This bit is cleared by writing a 1 to the TAMCINT bit in the GPTMICR register.
PAGE 1146
General-Purpose Timers Register 8: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in GPTMIMR, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in GPTMICR. GPTM Masked Interrupt Status (GPTMMIS) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.
PAGE 1147
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 10 CBEMIS RO 0 Description GPTM Timer B Capture Mode Event Masked Interrupt Value Description 0 A Capture B event interrupt has not occurred or is masked. 1 An unmasked Capture B event interrupt has occurred. This bit is cleared by writing a 1 to the CBECINT bit in the GPTMICR register.
PAGE 1148
General-Purpose Timers Bit/Field Name Type Reset 3 RTCMIS RO 0 Description GPTM RTC Masked Interrupt Value Description 0 An RTC event interrupt has not occurred or is masked. 1 An unmasked RTC event interrupt has occurred. This bit is cleared by writing a 1 to the RTCCINT bit in the GPTMICR register. 2 CAEMIS RO 0 GPTM Timer A Capture Mode Event Masked Interrupt Value Description 0 A Capture A event interrupt has not occurred or is masked.
PAGE 1149
Tiva™ TM4C129XNCZAD Microcontroller Register 9: GPTM Interrupt Clear (GPTMICR), offset 0x024 This register is used to clear the status bits in the GPTMRIS and GPTMMIS registers. Writing a 1 to a bit clears the corresponding bit in the GPTMRIS and GPTMMIS registers. GPTM Interrupt Clear (GPTMICR) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.
PAGE 1150
General-Purpose Timers Bit/Field Name Type Reset 5 DMAAINT W1C 0 Description GPTM Timer A DMA Done Interrupt Clear Writing a 1 to this bit clears the DMAARIS bit in the GPTMRIS register and the DMAAMIS bit in the GPTMMIS register. 4 TAMCINT W1C 0 GPTM Timer A Match Interrupt Clear Writing a 1 to this bit clears the TAMRIS bit in the GPTMRIS register and the TAMMIS bit in the GPTMMIS register.
PAGE 1151
Tiva™ TM4C129XNCZAD Microcontroller Register 10: GPTM Timer A Interval Load (GPTMTAILR), offset 0x028 When the timer is counting down, this register is used to load the starting count value into the timer. When the timer is counting up, this register sets the upper bound for the timeout event. When a GPTM is configured to one of the 32-bit modes, GPTMTAILR appears as a 32-bit register (the upper 16-bits correspond to the contents of the GPTM Timer B Interval Load (GPTMTBILR) register).
PAGE 1152
General-Purpose Timers Register 11: GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C When the timer is counting down, this register is used to load the starting count value into the timer. When the timer is counting up, this register sets the upper bound for the timeout event. When a GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the GPTMTAILR register.
PAGE 1153
Tiva™ TM4C129XNCZAD Microcontroller Register 12: GPTM Timer A Match (GPTMTAMATCHR), offset 0x030 This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode. In Edge-Count mode, this register along with GPTMTAILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTAILR minus this value.
PAGE 1154
General-Purpose Timers Register 13: GPTM Timer B Match (GPTMTBMATCHR), offset 0x034 This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode. In Edge-Count mode, this register along with GPTMTBILR determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTBILR minus this value.
PAGE 1155
Tiva™ TM4C129XNCZAD Microcontroller Register 14: GPTM Timer A Prescale (GPTMTAPR), offset 0x038 This register allows software to extend the range of the timers when they are used individually. When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter. When acting as a true prescaler, the prescaler counts down to 0 before the value in the GPTMTAR and GPTMTAV registers are incremented.
PAGE 1156
General-Purpose Timers Register 15: GPTM Timer B Prescale (GPTMTBPR), offset 0x03C This register allows software to extend the range of the timers when they are used individually. When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter. When acting as a true prescaler, the prescaler counts down to 0 before the value in the GPTMTBR and GPTMTBV registers are incremented.
PAGE 1157
Tiva™ TM4C129XNCZAD Microcontroller Register 16: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040 This register allows software to extend the range of the GPTMTAMATCHR when the timers are used individually. This register holds bits 23:16 in the 16-bit modes of the 16/32-bit GPTM. GPTM TimerA Prescale Match (GPTMTAPMR) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.
PAGE 1158
General-Purpose Timers Register 17: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044 This register allows software to extend the range of the GPTMTBMATCHR when the timers are used individually. This register holds bits 23:16 in the 16-bit modes of the 16/32-bit GPTM. GPTM TimerB Prescale Match (GPTMTBPMR) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.
PAGE 1159
Tiva™ TM4C129XNCZAD Microcontroller Register 18: GPTM Timer A (GPTMTAR), offset 0x048 This register shows the current value of the Timer A counter in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place. Note: When an alternate clock source is enabled, a read of this register returns the current count -1.
PAGE 1160
General-Purpose Timers Register 19: GPTM Timer B (GPTMTBR), offset 0x04C This register shows the current value of the Timer B counter in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place. Note: When an alternate clock source is enabled, a read of this register returns the current count -1.
PAGE 1161
Tiva™ TM4C129XNCZAD Microcontroller Register 20: GPTM Timer A Value (GPTMTAV), offset 0x050 When read, this register shows the current, free-running value of Timer A in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry when using the snapshot feature with the periodic operating mode. When written, the value written into this register is loaded into the GPTMTAR register on the next clock cycle.
PAGE 1162
General-Purpose Timers Register 21: GPTM Timer B Value (GPTMTBV), offset 0x054 When read, this register shows the current, free-running value of Timer B in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry. When written, the value written into this register is loaded into the GPTMTBR register on the next clock cycle. Note: When an alternate clock source is enabled, a read of this register returns the current count -1.
PAGE 1163
Tiva™ TM4C129XNCZAD Microcontroller Register 22: GPTM RTC Predivide (GPTMRTCPD), offset 0x058 This register provides the current RTC predivider value when the timer is operating in RTC mode. Software must perform an atomic access with consecutive reads of the GPTMTAR, GPTMTBR, and GPTMRTCPD registers. Note: When an alternate clock source is enabled, a read of this register returns the current count -1. GPTM RTC Predivide (GPTMRTCPD) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.
PAGE 1164
General-Purpose Timers Register 23: GPTM Timer A Prescale Snapshot (GPTMTAPS), offset 0x05C For 16-/32-bit wide GPTM, this register shows the current value of the Timer A prescaler for periodic snapshot mode. GPTM Timer A Prescale Snapshot (GPTMTAPS) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 16/32-bit Timer 6 base: 0x400E.
PAGE 1165
Tiva™ TM4C129XNCZAD Microcontroller Register 24: GPTM Timer B Prescale Snapshot (GPTMTBPS), offset 0x060 For 16-/32-bit wide GPTM, this register shows the current value of the Timer B prescaler for periodic snapshot mode. GPTM Timer B Prescale Snapshot (GPTMTBPS) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 16/32-bit Timer 6 base: 0x400E.
PAGE 1166
General-Purpose Timers Register 25: GPTM DMA Event (GPTMDMAEV), offset 0x06C This register allows software to enable/disable GPTM DMA trigger events. Setting a bit enables the corresponding DMA trigger, while clearing a bit disables it. GPTM DMA Event (GPTMDMAEV) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 16/32-bit Timer 6 base: 0x400E.
PAGE 1167
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 8 TBTODMAEN RW 0 Description GPTM B Time-Out Event DMA Trigger Enable When this bit is enabled, a Timer B dma_req signal is sent to the µDMA on a time-out event. Value Description 0 Timer B Time-Out DMA trigger is disabled. 1 Timer B Time-Out DMA trigger is enabled. 7:5 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 1168
General-Purpose Timers Bit/Field Name Type Reset 0 TATODMAEN RW 0 Description GPTM A Time-Out Event DMA Trigger Enable When this bit is enabled, a Timer A dma_req signal is sent to the µDMA on a time-out event. Value Description 0 Timer A Time-Out DMA trigger is disabled. 1 Timer A Time-Out DMA trigger is enabled.
PAGE 1169
Tiva™ TM4C129XNCZAD Microcontroller Register 26: GPTM ADC Event (GPTMADCEV), offset 0x070 This register allows software to enable/disable GPTM ADC trigger events. Setting a bit enables the corresponding ADC trigger, while clearing a bit disables it. GPTM ADC Event (GPTMADCEV) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.
PAGE 1170
General-Purpose Timers Bit/Field Name Type Reset 8 TBTOADCEN RW 0 Description GPTM B Time-Out Event ADC Trigger Enable When this bit is enabled, a trigger signal is sent to the ADC on a time-out event. Value Description 0 Timer B Time-Out ADC trigger is disabled. 1 Timer B Time-Out ADC trigger is enabled. 7:5 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 1171
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 TATOADCEN RW 0 Description GPTM A Time-Out Event ADC Trigger Enable When this bit is enabled, a trigger signal is sent to the ADC on a time-out event. Value Description 0 Timer A Time-Out Event ADC trigger is disabled. 1 Timer A Time-Out Event ADC trigger is enabled.
PAGE 1172
General-Purpose Timers Register 27: GPTM Peripheral Properties (GPTMPP), offset 0xFC0 The GPTMPP register provides information regarding the properties of the General-Purpose Timer module. GPTM Peripheral Properties (GPTMPP) 16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 16/32-bit Timer 6 base: 0x400E.0000 16/32-bit Timer 7 base: 0x400E.
PAGE 1173
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 3:0 SIZE RO 0x0 Count Size Value Description 0 Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter. 1 Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter.
PAGE 1174
General-Purpose Timers Register 28: GPTM Clock Configuration (GPTMCC), offset 0xFC8 The GPTMCC register controls the clock source for the General-Purpose Timer module. Note: When the ALTCLK bit is set in the GPTMCC register to enable using the alternate clock source, the synchronization imposes restrictions on the starting count value (down-count), terminal value (up-count) and the match value. This restriction applies to all modes of operation.
PAGE 1175
Tiva™ TM4C129XNCZAD Microcontroller 17 Watchdog Timers A watchdog timer can generate a non-maskable interrupt (NMI), a regular interrupt or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.
PAGE 1176
Watchdog Timers 17.1 Block Diagram Figure 17-1. WDT Module Block Diagram WDTLOAD Control / Clock / Interrupt Generation WDTCTL WDTICR Interrupt/NMI WDTRIS 32-Bit Down Counter WDTMIS 0x0000.0000 WDTLOCK System Clock/ PIOSC WDTTEST Comparator WDTVALUE Identification Registers 17.
PAGE 1177
Tiva™ TM4C129XNCZAD Microcontroller Writing to WDTLOAD does not clear an active interrupt. An interrupt must be specifically cleared by writing to the Watchdog Interrupt Clear (WDTICR) register. The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state. The watchdog timer is disabled by default out of reset.
PAGE 1178
Watchdog Timers Note that the Watchdog Timer module clock must be enabled before the registers can be programmed (see page 395). Table 17-1. Watchdog Timers Register Map Description See page 0xFFFF.FFFF Watchdog Load 1179 RO 0xFFFF.FFFF Watchdog Value 1180 WDTCTL RW 0x0000.0000 (WDT0) 0x8000.0000 (WDT1) Watchdog Control 1181 0x00C WDTICR WO - Watchdog Interrupt Clear 1183 0x010 WDTRIS RO 0x0000.0000 Watchdog Raw Interrupt Status 1184 0x014 WDTMIS RO 0x0000.
PAGE 1179
Tiva™ TM4C129XNCZAD Microcontroller Register 1: Watchdog Load (WDTLOAD), offset 0x000 This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the WDTLOAD register is loaded with 0x0000.0000, an interrupt is immediately generated. Watchdog Load (WDTLOAD) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x000 Type RW, reset 0xFFFF.
PAGE 1180
Watchdog Timers Register 2: Watchdog Value (WDTVALUE), offset 0x004 This register contains the current count value of the timer. Watchdog Value (WDTVALUE) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x004 Type RO, reset 0xFFFF.
PAGE 1181
Tiva™ TM4C129XNCZAD Microcontroller Register 3: Watchdog Control (WDTCTL), offset 0x008 This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out. When the watchdog interrupt has been enabled by setting the INTEN bit, all subsequent writes to the INTEN bit are ignored.
PAGE 1182
Watchdog Timers Bit/Field Name Type Reset 2 INTTYPE RW 0 Description Watchdog Interrupt Type The INTTYPE values are defined as follows: Value Description 1 RESEN RW 0 0 Watchdog interrupt is a standard interrupt. 1 Watchdog interrupt is a non-maskable interrupt. Watchdog Reset Enable The RESEN values are defined as follows: Value Description 0 Disabled. 1 Enable the Watchdog module reset output. Setting this bit enables the Watchdog Timer.
PAGE 1183
Tiva™ TM4C129XNCZAD Microcontroller Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the WDTLOAD register. Write to this register when a watchdog time-out interrupt has occurred to properly service the Watchdog. Value for a read or reset is indeterminate.
PAGE 1184
Watchdog Timers Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010 This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked. Watchdog Raw Interrupt Status (WDTRIS) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x010 Type RO, reset 0x0000.
PAGE 1185
Tiva™ TM4C129XNCZAD Microcontroller Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014 This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit. Watchdog Masked Interrupt Status (WDTMIS) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x014 Type RO, reset 0x0000.
PAGE 1186
Watchdog Timers Register 7: Watchdog Test (WDTTEST), offset 0x418 This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug. Watchdog Test (WDTTEST) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x418 Type RW, reset 0x0000.
PAGE 1187
Tiva™ TM4C129XNCZAD Microcontroller Register 8: Watchdog Lock (WDTLOCK), offset 0xC00 Writing 0x1ACC.E551 to the WDTLOCK register enables write access to all other registers. Writing any other value to the WDTLOCK register re-enables the locked state for register writes to all the other registers, except for the Watchdog Test (WDTTEST) register. Reading the WDTLOCK register returns the lock status rather than the 32-bit value written.
PAGE 1188
Watchdog Timers Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value. Watchdog Peripheral Identification 4 (WDTPeriphID4) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD0 Type RO, reset 0x0000.
PAGE 1189
Tiva™ TM4C129XNCZAD Microcontroller Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4 The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value. Watchdog Peripheral Identification 5 (WDTPeriphID5) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD4 Type RO, reset 0x0000.
PAGE 1190
Watchdog Timers Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8 The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value. Watchdog Peripheral Identification 6 (WDTPeriphID6) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD8 Type RO, reset 0x0000.
PAGE 1191
Tiva™ TM4C129XNCZAD Microcontroller Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value. Watchdog Peripheral Identification 7 (WDTPeriphID7) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFDC Type RO, reset 0x0000.
PAGE 1192
Watchdog Timers Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0 The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value. Watchdog Peripheral Identification 0 (WDTPeriphID0) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE0 Type RO, reset 0x0000.
PAGE 1193
Tiva™ TM4C129XNCZAD Microcontroller Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4 The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value. Watchdog Peripheral Identification 1 (WDTPeriphID1) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE4 Type RO, reset 0x0000.
PAGE 1194
Watchdog Timers Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8 The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value. Watchdog Peripheral Identification 2 (WDTPeriphID2) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE8 Type RO, reset 0x0000.
PAGE 1195
Tiva™ TM4C129XNCZAD Microcontroller Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value. Watchdog Peripheral Identification 3 (WDTPeriphID3) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFEC Type RO, reset 0x0000.
PAGE 1196
Watchdog Timers Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0 The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value. Watchdog PrimeCell Identification 0 (WDTPCellID0) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF0 Type RO, reset 0x0000.
PAGE 1197
Tiva™ TM4C129XNCZAD Microcontroller Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value. Watchdog PrimeCell Identification 1 (WDTPCellID1) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF4 Type RO, reset 0x0000.
PAGE 1198
Watchdog Timers Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8 The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value. Watchdog PrimeCell Identification 2 (WDTPCellID2) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF8 Type RO, reset 0x0000.
PAGE 1199
Tiva™ TM4C129XNCZAD Microcontroller Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value. Watchdog PrimeCell Identification 3 (WDTPCellID3) WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFFC Type RO, reset 0x0000.
PAGE 1200
Analog-to-Digital Converter (ADC) 18 Analog-to-Digital Converter (ADC) An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number. Two identical converter modules are included, which share 24 input channels. The TM4C129XNCZAD ADC module features 12-bit conversion resolution and supports 24 input channels, plus an internal temperature sensor.
PAGE 1201
Tiva™ TM4C129XNCZAD Microcontroller ■ Converter uses two external reference signals (VREFA+ and VREFA-) or VDDA and GNDA as the voltage reference ■ Power and ground for the analog circuitry is separate from the digital power and ground ■ Efficient transfers using Micro Direct Memory Access Controller (µDMA) – Dedicated channel for each sample sequencer – ADC module uses burst requests for DMA ■ Global Alternate Clock (ALTCLK) resource or System Clock (SYSCLK) can be used to generate ADC clock 18.
PAGE 1202
Analog-to-Digital Converter (ADC) Figure 18-2.
PAGE 1203
Tiva™ TM4C129XNCZAD Microcontroller Table 18-1. ADC Signals (212BGA) (continued) Pin Name AIN8 18.3 Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description B5 PE5 I Analog Analog-to-digital converter input 8. AIN9 A5 PE4 I Analog Analog-to-digital converter input 9. AIN10 C6 PB4 I Analog Analog-to-digital converter input 10. AIN11 B6 PB5 I Analog Analog-to-digital converter input 11. AIN12 D1 PD3 I Analog Analog-to-digital converter input 12.
PAGE 1204
Analog-to-Digital Converter (ADC) 18.3.1 Sample Sequencers The sampling control and data capture is handled by the sample sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 18-2 on page 1204 shows the maximum number of samples that each sequencer can capture and its corresponding FIFO depth. Each sample that is captured is stored in the FIFO.
PAGE 1205
Tiva™ TM4C129XNCZAD Microcontroller ■ Sequence prioritization ■ Trigger configuration ■ Comparator configuration ■ External voltage reference ■ Sample phase control ■ Module clocking 18.3.2.1 Interrupts The register configurations of the sample sequencers and digital comparators dictate which events generate raw interrupts, but do not have control over whether the interrupt is actually sent to the interrupt controller.
PAGE 1206
Analog-to-Digital Converter (ADC) PWM generator, and continuous sampling. The processor triggers sampling by setting the SSx bits in the ADC Processor Sample Sequence Initiate (ADCPSSI) register. Care must be taken when using the continuous sampling trigger. If a sequencer's priority is too high, it is possible to starve other lower priority sequencers. Generally, a sample sequencer using continuous sampling should be set to the lowest priority.
PAGE 1207
Tiva™ TM4C129XNCZAD Microcontroller FCONV = 1/((NSH + 12)*TADC) where: ■ NSH is the number of ADC conversion clock periods in the sample time ■ TADC is the ADC conversion clock period, which is 1/16 MHz for 1 Msps These two equations show that when NSH is increased, FCONV is reduced and RS is increased: Table 18-4.
PAGE 1208
Analog-to-Digital Converter (ADC) Figure 18-4. Doubling the ADC Sample Rate 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 ADC Sample Clock GSYNC ADC 0 PHASE 0x0 (0.0°) ADC 1 PHASE 0x8 (180.0°) Using the ADCSPC register, ADC0 and ADC1 may provide a number of interesting applications: ■ Coincident continuous sampling of different signals. The sample sequence steps run coincidently in both converters.
PAGE 1209
Tiva™ TM4C129XNCZAD Microcontroller Figure 18-5. Skewed Sampling ADC0 ADC1 18.3.2.7 S1 S2 S1 S3 S2 S4 S3 S5 S4 S6 S5 S7 S6 S8 S7 S8 Module Clocking The ADC digital block is clocked by the system clock and the ADC analog block is clocked from a separate conversion clock (ADC Clock). The ADC clock frequency can be up to 32 MHz to generate a conversion rate of 2 Msps. A 16 MHz ADC clock provides a 1 Msps sampling rate. There are three sources of the ADC clock: ■ Divided PLL VCO.
PAGE 1210
Analog-to-Digital Converter (ADC) 18.3.2.9 Dither Enable The ADCCTL register provides a dither enable bit to reduce random noise in ADC sampling. The DITHER bit is enabled by default at reset. Dither mode can be disabled by clearing the DITHER bit in the ADDCCTL register. 18.3.3 Hardware Sample Averaging Circuit Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput.
PAGE 1211
Tiva™ TM4C129XNCZAD Microcontroller Figure 18-7 shows the ADC input equivalency diagram; for parameter values, see “Analog-to-Digital Converter (ADC)” on page 2136. Figure 18-7. ADC Input Equivalency Diagram Tiva™ Microcontroller Zs Rs VS ESD clamps to GND only Input PAD Equivalent Circuit RADC Pin Cs VADCIN 5V ESD Clamp ZADC 12‐bit SAR ADC Converter 12‐bit Word IL Pin Input PAD Equivalent Circuit Pin Input PAD Equivalent Circuit RADC RADC CADC The ADC operates from both the 3.
PAGE 1212
Analog-to-Digital Converter (ADC) Figure 18-8. ADC Voltage Reference VDDA VREFP VREFA+ Voltage reference selected using the VREF field in the ADCCTL register VREFAVREFN GNDA ADC The range of this conversion value is from 0x000 to 0xFFF. In single-ended-input mode, the 0x000 value corresponds to the voltage level on VREFN; the 0xFFF value corresponds to the voltage level on VREFP.
PAGE 1213
Tiva™ TM4C129XNCZAD Microcontroller Figure 18-9. ADC Conversion Result 0xFFF 0xC00 0x800 P EF EF R VIN -V VR ) N N EF P ¾ (V R EF EF (V R ½ ¼ (V R EF P P -V -V R R VR EF EF N ) ) N 0x400 - Input Saturation 18.3.5 Differential Sampling In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels.
PAGE 1214
Analog-to-Digital Converter (ADC) Table 18-5.
PAGE 1215
Tiva™ TM4C129XNCZAD Microcontroller mV per ADC code = (2 *(VREFP - VREFN)) / 4096 Figure 18-10 shows how the differential voltage, ∆V, is represented in ADC codes. Figure 18-10. Differential Voltage Representation 0xFFF 0x800 -(VREFP - VREFN) 0 VREFP - VREFN V - Input Saturation 18.3.
PAGE 1216
Analog-to-Digital Converter (ADC) Figure 18-11. Internal Temperature Sensor Characteristic VTSENS VTSENS = 2.7 V – (TEMP+55) 75 2.5 V 1.633 V 0.833 V -40° C 25° C 85° C Temp The temperature sensor reading can be sampled in a sample sequence by setting the TSn bit in the ADCSSCTLn register. The sample and hold width should be configured for at least 16 ADC clocks using the ADCSSTSHn register. The temperature reading from the temperature sensor can also be given as a function of the ADC value.
PAGE 1217
Tiva™ TM4C129XNCZAD Microcontroller data is used by each function to determine if the right conditions have been met to assert the associated output. Interrupts The digital comparator interrupt function is enabled by setting the CIE bit in the ADC Digital Comparator Control (ADCDCCTLn) register. This bit enables the interrupt function state machine to start monitoring the incoming ADC conversions.
PAGE 1218
Analog-to-Digital Converter (ADC) Hysteresis-Once Mode The Hysteresis-Once operational mode can only be used in conjunction with the low-band or high-band regions because the mid-band region must be crossed and the opposite region entered to clear the hysteresis condition.
PAGE 1219
Tiva™ TM4C129XNCZAD Microcontroller Mid-Band Operation To operate in the mid-band region, the CIC field or the CTC field in the ADCDCCTLn register must be programmed to 0x1. This setting causes interrupts or triggers to be generated in the mid-band region according the operation mode. Only the Always and Once operational modes are available in the mid-band region.
PAGE 1220
Analog-to-Digital Converter (ADC) Figure 18-14. High-Band Operation (CIC=0x3 and/or CTC=0x3) COMP1 COMP0 Always – 0 0 0 0 1 1 1 0 0 1 1 0 0 0 1 1 Once – 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 Hysteresis Always – 0 0 0 0 1 1 1 1 1 1 1 1 0 0 1 1 Hysteresis Once – 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 18.4 Initialization and Configuration 18.4.
PAGE 1221
Tiva™ TM4C129XNCZAD Microcontroller 18.4.2 Sample Sequencer Configuration Configuration of the sample sequencers is slightly more complex than the module initialization because each sample sequencer is completely programmable. The configuration for each sample sequencer should be as follows: 1. Ensure that the sample sequencer is disabled by clearing the corresponding ASENn bit in the ADCACTSS register. Programming of the sample sequencers is allowed without having them enabled.
PAGE 1222
Analog-to-Digital Converter (ADC) Table 18-6. ADC Register Map (continued) Description See page 0x0000.0000 ADC Underflow Status 1244 RW 0x0000.0000 ADC Trigger Source Select 1245 ADCSSPRI RW 0x0000.3210 ADC Sample Sequencer Priority 1247 0x024 ADCSPC RW 0x0000.0000 ADC Sample Phase Control 1249 0x028 ADCPSSI RW - ADC Processor Sample Sequence Initiate 1251 0x030 ADCSAC RW 0x0000.0000 ADC Sample Averaging Control 1253 0x034 ADCDCISC RW1C 0x0000.
PAGE 1223
Tiva™ TM4C129XNCZAD Microcontroller Table 18-6. ADC Register Map (continued) Description See page 0x0000.0000 ADC Sample Sequence Extended Input Multiplexer Select 2 1285 RW 0x0000.0000 ADC Sample Sequence 2 Sample and Hold Time 1287 ADCSSMUX3 RW 0x0000.0000 ADC Sample Sequence Input Multiplexer Select 3 1289 0x0A4 ADCSSCTL3 RW 0x0000.0000 ADC Sample Sequence Control 3 1290 0x0A8 ADCSSFIFO3 RO - ADC Sample Sequence Result FIFO 3 1266 0x0AC ADCSSFSTAT3 RO 0x0000.
PAGE 1224
Analog-to-Digital Converter (ADC) 18.6 Register Descriptions The remainder of this section lists and describes the ADC registers, in numerical order by address offset.
PAGE 1225
Tiva™ TM4C129XNCZAD Microcontroller Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000 This register controls the activation of the sample sequencers. Each sample sequencer can be enabled or disabled independently. ADC Active Sample Sequencer (ADCACTSS) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x000 Type RW, reset 0x0000.
PAGE 1226
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 9 ADEN1 RW 0 Description ADC SS1 DMA Enable Value Description 8 ADEN0 RW 0 0 DMA for Sample Sequencer 1 is disabled. 1 DMA for Sample Sequencer 1 is enabled. ADC SS1 DMA Enable Value Description 0 DMA for Sample Sequencer 1 is disabled. 1 DMA for Sample Sequencer 1 is enabled. 7:4 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 1227
Tiva™ TM4C129XNCZAD Microcontroller Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004 This register shows the status of the raw interrupt signal of each sample sequencer. These bits may be polled by software to look for interrupt conditions without sending the interrupts to the interrupt controller. ADC Raw Interrupt Status (ADCRIS) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x004 Type RO, reset 0x0000.
PAGE 1228
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 9 DMAINR1 RO 0 Description SS1 DMA Raw Interrupt Status Value Description 0 The DMA interrupt has not occurred. 1 The sample sequence 1 DMA interrupt is asserted. This bit is cleared by writing a 1 to the DMAINR1 bit in the ADCISC register. 8 DMAINR0 RO 0 SS0 DMA Raw Interrupt Status Value Description 0 The DMA interrupt has not occurred. 1 The sample sequence 0 DMA interrupt is asserted.
PAGE 1229
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 INR0 RO 0 Description SS0 Raw Interrupt Status Value Description 0 An interrupt has not occurred. 1 A sample has completed conversion and the respective ADCSSCTL0 IEn bit is set, enabling a raw interrupt. This bit is cleared by writing a 1 to the IN0 bit in the ADCISC register.
PAGE 1230
Analog-to-Digital Converter (ADC) Register 3: ADC Interrupt Mask (ADCIM), offset 0x008 This register controls whether the sample sequencer and digital comparator raw interrupt signals are sent to the interrupt controller. Each raw interrupt signal can be masked independently.
PAGE 1231
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 17 DCONSS1 RW 0 Description Digital Comparator Interrupt on SS1 Value Description 16 DCONSS0 RW 0 0 The status of the digital comparators does not affect the SS1 interrupt status. 1 The raw interrupt signal from the digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SS1 interrupt line.
PAGE 1232
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 8 DMAMASK0 RW 0 Description SS0 DMA Interrupt Mask Value Description 0 The status of Sample Sequencer 0 DMA does not affect the SS0 interrupt status. 1 The raw interrupt signal from Sample Sequencer 0 DMA (ADCRIS register DMAINR0 bit) is sent to the interrupt controller. 7:4 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 1233
Tiva™ TM4C129XNCZAD Microcontroller Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C This register provides the mechanism for clearing sample sequencer interrupt conditions and shows the status of interrupts generated by the sample sequencers and the digital comparators which have been sent to the interrupt controller. When read, each bit field is the logical AND of the respective INR and MASK bits. Sample sequencer interrupts are cleared by writing a 1 to the corresponding bit position.
PAGE 1234
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 17 DCINSS1 RO 0 Description Digital Comparator Interrupt Status on SS1 Value Description 0 No interrupt has occurred or the interrupt is masked. 1 Both the INRDC bit in the ADCRIS register and the DCONSS1 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller. This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the ADCRIS register.
PAGE 1235
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 9 DMAIN1 RW1C 0 Description SS1 DMA Interrupt Status and Clear Value Description 0 No interrupt has occurred or the interrupt is masked. 1 Both the DMAINR1 bit in the ADCRIS register and the DMAMASK1 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller. This bit is cleared by writing a 1. Clearing this bit also clears the DMAINR1 bit in the ADCRIS register.
PAGE 1236
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 1 IN1 RW1C 0 Description SS1 Interrupt Status and Clear Value Description 0 No interrupt has occurred or the interrupt is masked. 1 Both the INR1 bit in the ADCRIS register and the MASK1 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller. This bit is cleared by writing a 1. Clearing this bit also clears the INR1 bit in the ADCRIS register.
PAGE 1237
Tiva™ TM4C129XNCZAD Microcontroller Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010 This register indicates overflow conditions in the sample sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position. ADC Overflow Status (ADCOSTAT) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x010 Type RW1C, reset 0x0000.
PAGE 1238
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 0 OV0 RW1C 0 Description SS0 FIFO Overflow Value Description 0 The FIFO has not overflowed. 1 The FIFO for Sample Sequencer 0 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped. This bit is cleared by writing a 1.
PAGE 1239
Tiva™ TM4C129XNCZAD Microcontroller Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014 The ADCEMUX selects the event (trigger) that initiates sampling for each sample sequencer. Each sample sequencer can be configured with a unique trigger source. ADC Event Multiplexer Select (ADCEMUX) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x014 Type RW, reset 0x0000.
PAGE 1240
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 15:12 EM3 RW 0x0 Description SS3 Trigger Select This field selects the trigger source for Sample Sequencer 3. The valid configurations for this field are: Value Event 0x0 Processor (default) The trigger is initiated by setting the SSn bit in the ADCPSSI register. 0x1 Analog Comparator 0 This trigger is configured by the Analog Comparator Control 0 (ACCTL0) register (page 1927).
PAGE 1241
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 11:8 EM2 RW 0x0 Description SS2 Trigger Select This field selects the trigger source for Sample Sequencer 2. The valid configurations for this field are: Value Event 0x0 Processor (default) The trigger is initiated by setting the SSn bit in the ADCPSSI register. 0x1 Analog Comparator 0 This trigger is configured by the Analog Comparator Control 0 (ACCTL0) register (page 1927).
PAGE 1242
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 7:4 EM1 RW 0x0 Description SS1 Trigger Select This field selects the trigger source for Sample Sequencer 1. The valid configurations for this field are: Value Event 0x0 Processor (default) The trigger is initiated by setting the SSn bit in the ADCPSSI register. 0x1 Analog Comparator 0 This trigger is configured by the Analog Comparator Control 0 (ACCTL0) register (page 1927).
PAGE 1243
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3:0 EM0 RW 0x0 Description SS0 Trigger Select This field selects the trigger source for Sample Sequencer 0 The valid configurations for this field are: Value Event 0x0 Processor (default) The trigger is initiated by setting the SSn bit in the ADCPSSI register. 0x1 Analog Comparator 0 This trigger is configured by the Analog Comparator Control 0 (ACCTL0) register (page 1927).
PAGE 1244
Analog-to-Digital Converter (ADC) Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018 This register indicates underflow conditions in the sample sequencer FIFOs. The corresponding underflow condition is cleared by writing a 1 to the relevant bit position. ADC Underflow Status (ADCUSTAT) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x018 Type RW1C, reset 0x0000.
PAGE 1245
Tiva™ TM4C129XNCZAD Microcontroller Register 8: ADC Trigger Source Select (ADCTSSEL), offset 0x01C If a PWM Generator n is selected as a trigger source through the EMn bit field in the ADC Event Multiplexer Select (ADCEMUX) register, the ADCTSSEL register is programmed to identify in which PWM module instance the generator creating the trigger is located. The register resets to 0x0000.0000, which selects PWM module 0 for all generators.
PAGE 1246
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 13:12 PS1 RW 0x0 Description Generator 1 PWM Module Trigger Select This field selects in which PWM module the Generator 1 trigger is located. Value Description 0x0 Use Generator 1 (and its trigger) in PWM module 0 0x1-0x3 reserved 11:6 reserved RO 0x0 Software should not rely on the value of a reserved bit.
PAGE 1247
Tiva™ TM4C129XNCZAD Microcontroller Register 9: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020 This register sets the priority for each of the sample sequencers. Out of reset, Sequencer 0 has the highest priority, and Sequencer 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority for the ADC to operate properly. ADC Sample Sequencer Priority (ADCSSPRI) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x020 Type RW, reset 0x0000.
PAGE 1248
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset Description 1:0 SS0 RW 0x0 SS0 Priority This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 0. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.
PAGE 1249
Tiva™ TM4C129XNCZAD Microcontroller Register 10: ADC Sample Phase Control (ADCSPC), offset 0x024 The ADC Sample Phase Control (ADCSPC) register is used to insert a delay in ADC module sampling. This feature can be used with the SYNCWAIT and GSYNC bit in the ADCPSSI register to provide concurrent sampling of two different signals by two different ADC modules or skewed sampling of two ADC modules to increase the effective sampling rate.
PAGE 1250
Analog-to-Digital Converter (ADC) ADC Sample Phase Control (ADCSPC) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x024 Type RW, reset 0x0000.
PAGE 1251
Tiva™ TM4C129XNCZAD Microcontroller Register 11: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028 This register provides a mechanism for application software to initiate sampling in the sample sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in ADCSSPRI dictate execution order. This register also provides a means to configure and then initiate concurrent sampling on all ADC modules.
PAGE 1252
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset Description 3 SS3 WO - SS3 Initiate Value Description 0 No effect. 1 Begin sampling on Sample Sequencer 3, if the sequencer is enabled in the ADCACTSS register. Only a write by software is valid; a read of this register returns no meaningful data. 2 SS2 WO - SS2 Initiate Value Description 0 No effect. 1 Begin sampling on Sample Sequencer 2, if the sequencer is enabled in the ADCACTSS register.
PAGE 1253
Tiva™ TM4C129XNCZAD Microcontroller Register 12: ADC Sample Averaging Control (ADCSAC), offset 0x030 This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2 AVG consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO.
PAGE 1254
Analog-to-Digital Converter (ADC) Register 13: ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034 This register provides status and acknowledgement of digital comparator interrupts. One bit is provided for each comparator. ADC Digital Comparator Interrupt Status and Clear (ADCDCISC) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x034 Type RW1C, reset 0x0000.
PAGE 1255
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 DCINT4 RW1C 0 Description Digital Comparator 4 Interrupt Status and Clear Value Description 0 No interrupt. 1 Digital Comparator 4 has generated an interrupt. This bit is cleared by writing a 1. 3 DCINT3 RW1C 0 Digital Comparator 3 Interrupt Status and Clear Value Description 0 No interrupt. 1 Digital Comparator 3 has generated an interrupt. This bit is cleared by writing a 1.
PAGE 1256
Analog-to-Digital Converter (ADC) Register 14: ADC Control (ADCCTL), offset 0x038 This register configures the voltage reference. The voltage references for the conversion can be VREFA+ and VREFA- or VDDA and GNDA. Note that values set in this register apply to all ADC modules, it is not possible to set one module to use internal references and another to use external references. ADC Control (ADCCTL) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x038 Type RW, reset 0x0000.
PAGE 1257
Tiva™ TM4C129XNCZAD Microcontroller Register 15: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 This register, along with the ADCSSEMUX0 register, defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. If the corresponding EMUXn bit in the ADCSSEMUX0 register is set, the MUXn field in this register selects from AIN[23:16]. When the corresponding EMUXn bit is clear, the MUXn field selects from AIN[15:0].
PAGE 1258
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 15:12 MUX3 RW 0x0 Description 4th Sample Input Select The MUX3 field is used during the fourth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. 11:8 MUX2 RW 0x0 3rd Sample Input Select The MUX2 field is used during the third sample of a sequence executed with the sample sequencer.
PAGE 1259
Tiva™ TM4C129XNCZAD Microcontroller Register 16: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 This register contains the configuration information for each sample for a sequence executed with a sample sequencer. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, eighth sample, or any sample in between. This register is 32 bits wide and contains information for eight possible samples.
PAGE 1260
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 28 D7 RW 0 Description 8th Sample Differential Input Select Value Description 0 The analog inputs are not differentially sampled. 1 The analog input is differentially sampled. The corresponding ADCSSMUXn nibble must be set to the pair number "i", where the paired inputs are "2i and 2i+1". Because the temperature sensor does not have a differential option, this bit must not be set when the TS7 bit is set.
PAGE 1261
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 23 TS5 RW 0 Description 6th Sample Temp Sensor Select Value Description 22 IE5 RW 0 0 The input pin specified by the ADCSSMUXn register is read during the sixth sample of the sample sequence. 1 The temperature sensor is read during the sixth sample of the sample sequence. 6th Sample Interrupt Enable Value Description 0 The raw interrupt is not asserted to the interrupt controller.
PAGE 1262
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 18 IE4 RW 0 Description 5th Sample Interrupt Enable Value Description 0 The raw interrupt is not asserted to the interrupt controller. 1 The raw interrupt signal (INR0 bit) is asserted at the end of the fifth sample's conversion. If the MASK0 bit in the ADCIM register is set, the interrupt is promoted to the interrupt controller. It is legal to have multiple samples within a sequence generate interrupts.
PAGE 1263
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 13 END3 RW 0 Description 4th Sample is End of Sequence Value Description 0 Another sample in the sequence is the final sample. 1 The fourth sample is the last sample of the sequence. It is possible to end the sequence on any sample position. Software must set an ENDn bit somewhere within the sequence. Samples defined after the sample containing a set ENDn bit are not requested for conversion even though the fields may be non-zero.
PAGE 1264
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 8 D2 RW 0 Description 3rd Sample Differential Input Select Value Description 0 The analog inputs are not differentially sampled. 1 The analog input is differentially sampled. The corresponding ADCSSMUXn nibble must be set to the pair number "i", where the paired inputs are "2i and 2i+1". Because the temperature sensor does not have a differential option, this bit must not be set when the TS2 bit is set.
PAGE 1265
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 TS0 RW 0 Description 1st Sample Temp Sensor Select Value Description 2 IE0 RW 0 0 The input pin specified by the ADCSSMUXn register is read during the first sample of the sample sequence. 1 The temperature sensor is read during the first sample of the sample sequence. 1st Sample Interrupt Enable Value Description 0 The raw interrupt is not asserted to the interrupt controller.
PAGE 1266
Analog-to-Digital Converter (ADC) Register 17: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 18: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 19: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 20: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8 Important: This register is read-sensitive. See the register description for details.
PAGE 1267
Tiva™ TM4C129XNCZAD Microcontroller Register 21: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C Register 22: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C Register 23: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C Register 24: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC This register provides a window into the sample sequencer, providing full/empty status information as well as the positions of the head and tail pointers.
PAGE 1268
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 7:4 HPTR RO 0x0 Description FIFO Head Pointer This field contains the current "head" pointer index for the FIFO, that is, the next entry to be written. Valid values are 0x0-0x7 for FIFO0; 0x0-0x3 for FIFO1 and FIFO2; and 0x0 for FIFO3. 3:0 TPTR RO 0x0 FIFO Tail Pointer This field contains the current "tail" pointer index for the FIFO, that is, the next entry to be read.
PAGE 1269
Tiva™ TM4C129XNCZAD Microcontroller Register 25: ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050 This register determines whether the sample from the given conversion on Sample Sequence 0 is saved in the Sample Sequence FIFO0 or sent to the digital comparator unit. ADC Sample Sequence 0 Operation (ADCSSOP0) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x050 Type RW, reset 0x0000.
PAGE 1270
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 12 S3DCOP RW 0 Description Sample 3 Digital Comparator Operation Same definition as S7DCOP but used during the fourth sample. 11:9 reserved RO 0x0 8 S2DCOP RW 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 1271
Tiva™ TM4C129XNCZAD Microcontroller Register 26: ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054 This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 0, if the corresponding SnDCOP bit in the ADCSSOP0 register is set. ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x054 Type RW, reset 0x0000.
PAGE 1272
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 11:8 S2DCSEL RW 0x0 Description Sample 2 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the third sample. 7:4 S1DCSEL RW 0x0 Sample 1 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the second sample. 3:0 S0DCSEL RW 0x0 Sample 0 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the first sample.
PAGE 1273
Tiva™ TM4C129XNCZAD Microcontroller Register 27: ADC Sample Sequence Extended Input Multiplexer Select 0 (ADCSSEMUX0), offset 0x058 This register, along with the ADCSSMUX0 register, defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. If a bit in this register is set, the corresponding MUXn field in the ADCSSMUX0 register selects from AIN[23:16]. When a bit in this register is clear, the corresponding MUXn field selects from AIN[15:0].
PAGE 1274
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 20 EMUX5 RW 0x0 Description 6th Sample Input Select (Upper Bit) The EMUX5 field is used during the sixth sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX7. 19:17 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 1275
Tiva™ TM4C129XNCZAD Microcontroller Register 28: ADC Sample Sequence 0 Sample and Hold Time (ADCSSTSH0), offset 0x05C This register controls the sample period size for each sample of sequencer 0. Each sample and hold period select specifies the time allocated to the sample and hold circuit as shown by the encodings in Table 18-3 on page 1206. Note: If sampling the internal temperature sensor, the sample and hold width should be at least 16 ADC clocks (TSHn = 0x4). Table 18-7.
PAGE 1276
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 23:20 TSH5 RW 0x0 Description 6th Sample and Hold Period Select The TSH5 field is used during the sixth sample of a sequence executed with the sample sequencer. 19:16 TSH4 RW 0x0 5th Sample and Hold Period Select The TSH4 field is used during the fifth sample of a sequence executed with the sample sequencer.
PAGE 1277
Tiva™ TM4C129XNCZAD Microcontroller Register 29: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 Register 30: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080 This register, along with the ADCSSEMUX1 or ADCSSEMUX2 register, defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2.
PAGE 1278
Analog-to-Digital Converter (ADC) Register 31: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 32: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084 These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, fourth sample, or any sample in between.
PAGE 1279
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 13 END3 RW 0 Description 4th Sample is End of Sequence Value Description 0 Another sample in the sequence is the final sample. 1 The fourth sample is the last sample of the sequence. It is possible to end the sequence on any sample position. Software must set an ENDn bit somewhere within the sequence. Samples defined after the sample containing a set ENDn bit are not requested for conversion even though the fields may be non-zero.
PAGE 1280
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 8 D2 RW 0 Description 3rd Sample Differential Input Select Value Description 0 The analog inputs are not differentially sampled. 1 The analog input is differentially sampled. The corresponding ADCSSMUXn nibble must be set to the pair number "i", where the paired inputs are "2i and 2i+1". Because the temperature sensor does not have a differential option, this bit must not be set when the TS2 bit is set.
PAGE 1281
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 TS0 RW 0 Description 1st Sample Temp Sensor Select Value Description 2 IE0 RW 0 0 The input pin specified by the ADCSSMUXn register is read during the first sample of the sample sequence. 1 The temperature sensor is read during the first sample of the sample sequence. 1st Sample Interrupt Enable Value Description 0 The raw interrupt is not asserted to the interrupt controller.
PAGE 1282
Analog-to-Digital Converter (ADC) Register 33: ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070 Register 34: ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090 This register determines whether the sample from the given conversion on Sample Sequence n is saved in the Sample Sequence n FIFO or sent to the digital comparator unit. The ADCSSOP1 register controls Sample Sequencer 1 and the ADCSSOP2 register controls Sample Sequencer 2. ADC Sample Sequence n Operation (ADCSSOPn) ADC0 base: 0x4003.
PAGE 1283
Tiva™ TM4C129XNCZAD Microcontroller Register 35: ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074 Register 36: ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094 These registers determine which digital comparator receives the sample from the given conversion on Sample Sequence n if the corresponding SnDCOP bit in the ADCSSOPn register is set.
PAGE 1284
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 7:4 S1DCSEL RW 0x0 Description Sample 1 Digital Comparator Select This field has the same encodings as S3DCSEL but is used during the second sample. 3:0 S0DCSEL RW 0x0 Sample 0 Digital Comparator Select This field has the same encodings as S3DCSEL but is used during the first sample.
PAGE 1285
Tiva™ TM4C129XNCZAD Microcontroller Register 37: ADC Sample Sequence Extended Input Multiplexer Select 1 (ADCSSEMUX1), offset 0x078 Register 38: ADC Sample Sequence Extended Input Multiplexer Select 2 (ADCSSEMUX2), offset 0x098 This register, along with the ADCSSMUX1 or ADCSSMUX2 register, defines the analog input configuration for each sample in a sequence executed with either Sample Sequencer 1 or 2.
PAGE 1286
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 8 EMUX2 RW 0x0 Description 3rd Sample Input Select (Upper Bit) The EMUX2 field is used during the third sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX3. 7:5 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 1287
Tiva™ TM4C129XNCZAD Microcontroller Register 39: ADC Sample Sequence 1 Sample and Hold Time (ADCSSTSH1), offset 0x07C Register 40: ADC Sample Sequence 2 Sample and Hold Time (ADCSSTSH2), offset 0x09C These registers control the sample period size for each sample step of sequencer 1 and sequencer 2. Each sample and hold period select specifies the time allocated to the sample and hold circuit as shown by the encodings in Table 18-3 on page 1206.
PAGE 1288
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 15:12 TSH3 RW 0x0 Description 4th Sample and Hold Period Select The TSH3 field is used during the fourth sample of a sequence executed with the sample sequencer. 11:8 TSH2 RW 0x0 3rd Sample and Hold Period Select The TSH2 field is used during the third sample of a sequence executed with the sample sequencer.
PAGE 1289
Tiva™ TM4C129XNCZAD Microcontroller Register 41: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0 This register, along with the ADCSSEMUX3 register, defines the analog input configuration for the sample in a sequence executed with Sample Sequencer 3. If the EMUX0 bit in the ADCSSEMUX3 register is set, the MUX0 field in this register selects from AIN[23:16]. When the EMUX0 bit is clear, the MUX0 field selects from AIN[15:0].
PAGE 1290
Analog-to-Digital Converter (ADC) Register 42: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4 This register contains the configuration information for a sample executed with Sample Sequencer 3. This register is 4 bits wide and contains information for one possible sample. See the ADCSSCTL0 register on page 1259 for detailed bit descriptions. Note: When configuring a sample sequence in this register, the END0 bit must be set. ADC Sample Sequence Control 3 (ADCSSCTL3) ADC0 base: 0x4003.
PAGE 1291
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 D0 RW 0 Description Sample Differential Input Select Value Description 0 The analog inputs are not differentially sampled. 1 The analog input is differentially sampled. The corresponding ADCSSMUXn nibble must be set to the pair number "i", where the paired inputs are "2i and 2i+1". Because the temperature sensor does not have a differential option, this bit must not be set when the TS0 bit is set.
PAGE 1292
Analog-to-Digital Converter (ADC) Register 43: ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0 This register determines whether the sample from the given conversion on Sample Sequence 3 is saved in the Sample Sequence 3 FIFO or sent to the digital comparator unit. ADC Sample Sequence 3 Operation (ADCSSOP3) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0B0 Type RW, reset 0x0000.
PAGE 1293
Tiva™ TM4C129XNCZAD Microcontroller Register 44: ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0B4 This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 3 if the corresponding SnDCOP bit in the ADCSSOP3 register is set. ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0B4 Type RW, reset 0x0000.
PAGE 1294
Analog-to-Digital Converter (ADC) Register 45: ADC Sample Sequence Extended Input Multiplexer Select 3 (ADCSSEMUX3), offset 0x0B8 This register, along with the ADCSSMUX3 register, defines the analog input configuration for the sample in a sequence executed with Sample Sequencer 3. If EMUX0 is set, the MUX0 field in the ADCSSMUX3 register selects from AIN[23:16]. When EMUX0 is clear, the MUX0 field selects from AIN[15:0]. This register is 1 bit wide and contains information for one possible sample.
PAGE 1295
Tiva™ TM4C129XNCZAD Microcontroller Register 46: ADC Sample Sequence 3 Sample and Hold Time (ADCSSTSH3), offset 0x0BC This register controls the sample period size for the sample in sequencer 3. The sample and hold period select specifies the time allocated to the sample and hold circuit as shown by the encodings in Table 18-3 on page 1206 Note: If sampling the internal temperature sensor, the sample and hold width should be at least 16 ADC clocks (TSHn = 0x4). Table 18-9.
PAGE 1296
Analog-to-Digital Converter (ADC) Register 47: ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00 This register provides the ability to reset any of the digital comparator interrupt or trigger functions back to their initial conditions. Resetting these functions ensures that the data that is being used by the interrupt and trigger functions in the digital comparator unit is not stale. ADC Digital Comparator Reset Initial Conditions (ADCDCRIC) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.
PAGE 1297
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 21 DCTRIG5 WO 0 Description Digital Comparator Trigger 5 Value Description 0 No effect. 1 Resets the Digital Comparator 5 trigger unit to its initial conditions. When the trigger has been cleared, this bit is automatically cleared.
PAGE 1298
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 17 DCTRIG1 WO 0 Description Digital Comparator Trigger 1 Value Description 0 No effect. 1 Resets the Digital Comparator 1 trigger unit to its initial conditions. When the trigger has been cleared, this bit is automatically cleared.
PAGE 1299
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 DCINT5 WO 0 Description Digital Comparator Interrupt 5 Value Description 0 No effect. 1 Resets the Digital Comparator 5 interrupt unit to its initial conditions. When the interrupt has been cleared, this bit is automatically cleared.
PAGE 1300
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 1 DCINT1 WO 0 Description Digital Comparator Interrupt 1 Value Description 0 No effect. 1 Resets the Digital Comparator 1 interrupt unit to its initial conditions. When the interrupt has been cleared, this bit is automatically cleared.
PAGE 1301
Tiva™ TM4C129XNCZAD Microcontroller Register 48: ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00 Register 49: ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04 Register 50: ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08 Register 51: ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C Register 52: ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10 Register 53: ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14 Register 54: ADC Digital Comparator Control
PAGE 1302
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset 11:10 CTC RW 0x0 Description Comparison Trigger Condition This field specifies the operational region in which a trigger is generated when the ADC conversion data is compared against the values of COMP0 and COMP1. The COMP0 and COMP1 fields are defined in the ADCDCCMPx registers.
PAGE 1303
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 CIE RW 0 Description Comparison Interrupt Enable Value Description 3:2 CIC RW 0x0 0 Disables the comparison interrupt. ADC conversion data has no effect on interrupt generation. 1 Enables the comparison interrupt. The ADC conversion data is used to determine if an interrupt should be generated according to the programming of the CIC and CIM fields.
PAGE 1304
Analog-to-Digital Converter (ADC) Register 56: ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40 Register 57: ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44 Register 58: ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48 Register 59: ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C Register 60: ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50 Register 61: ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54 Register 62: ADC Digital Comparator Range 6 (ADCDCCMP6),
PAGE 1305
Tiva™ TM4C129XNCZAD Microcontroller Register 64: ADC Peripheral Properties (ADCPP), offset 0xFC0 The ADCPP register provides information regarding the properties of the ADC module. ADC Peripheral Properties (ADCPP) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xFC0 Type RO, reset 0x01B0.
PAGE 1306
Analog-to-Digital Converter (ADC) Bit/Field Name Type Reset Description 9:4 CH RO 0x18 ADC Channel Count This field specifies the number of ADC input channels available to the converter. This field is encoded as a binary value, in the range of 0 to 63. This field provides similar information to the legacy DC3 and DC8 register ADCnAINn bits. 3:0 MCR RO 0x7 Maximum Conversion Rate This field specifies the maximum value that may be programmed into the ADCPC register's CR field.
PAGE 1307
Tiva™ TM4C129XNCZAD Microcontroller Register 65: ADC Peripheral Configuration (ADCPC), offset 0xFC4 The ADCPC register provides information regarding the configuration of the peripheral. ADC Peripheral Configuration (ADCPC) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xFC4 Type RW, reset 0x0000.
PAGE 1308
Analog-to-Digital Converter (ADC) Register 66: ADC Clock Configuration (ADCCC), offset 0xFC8 The ADCCC register controls the clock source for the ADC module. ADC Clock Configuration (ADCCC) ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xFC8 Type RW, reset 0x0000.
PAGE 1309
Tiva™ TM4C129XNCZAD Microcontroller 19 Universal Asynchronous Receivers/Transmitters (UARTs) The TM4C129XNCZAD controller includes eight Universal Asynchronous Receiver/Transmitter (UART) with the following features: ■ Programmable baud-rate generator allowing speeds up to 7.
PAGE 1310
Universal Asynchronous Receivers/Transmitters (UARTs) ■ Standard FIFO-level and End-of-Transmission interrupts ■ Efficient transfers using Micro Direct Memory Access Controller (µDMA) – Separate channels for transmit and receive – Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level – Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level ■ Global Alternate Clock (ALTCLK) resource or System Clock
PAGE 1311
Tiva™ TM4C129XNCZAD Microcontroller placements for these UART signals. The AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 801) should be set to choose the UART function. The number in parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control (GPIOPCTL) register (page 818) to assign the UART signal to the specified GPIO port pin. For more information on configuring GPIOs, see “General-Purpose Input/Outputs (GPIOs)” on page 771. Table 19-1.
PAGE 1312
Universal Asynchronous Receivers/Transmitters (UARTs) Table 19-1. UART Signals (212BGA) (continued) Pin Name 19.3 Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description U2CTS B2 F16 B10 PD7 (1) PJ3 (1) PN3 (2) I TTL UART module 2 Clear To Send modem flow control input signal. U2RTS B3 H17 A11 PD6 (1) PJ2 (1) PN2 (2) O TTL UART module 2 Request to Send modem flow control output line. U2Rx V5 A4 PA6 (1) PD4 (1) I TTL UART module 2 receive.
PAGE 1313
Tiva™ TM4C129XNCZAD Microcontroller control registers are programmed, the UART must be disabled by clearing the UARTEN bit in UARTCTL. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping. The UART module also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register. 19.3.
PAGE 1314
Universal Asynchronous Receivers/Transmitters (UARTs) receive operations. Note that the state of the HSE bit has no effect on clock generation in ISO 7816 smart card mode (when the SMART bit in the UARTCTL register is set). Along with the UART Line Control, High Byte (UARTLCRH) register (see page 1335), the UARTIBRD and UARTFBRD registers form an internal 30-bit register.
PAGE 1315
Tiva™ TM4C129XNCZAD Microcontroller data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception. The SIR block has two modes of operation: ■ In normal IrDA mode, a zero logic level is transmitted as a high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero.
PAGE 1316
Universal Asynchronous Receivers/Transmitters (UARTs) 19.3.5 ISO 7816 Support The UART offers basic support to allow communication with an ISO 7816 smartcard. When bit 3 (SMART) of the UARTCTL register is set, the UnTx signal is used as a bit clock, and the UnRx signal is used as the half-duplex communication line connected to the smartcard. A GPIO signal can be used to generate the reset signal to the smartcard. The remaining smartcard signals should be provided by the system design.
PAGE 1317
Tiva™ TM4C129XNCZAD Microcontroller 19.3.6.2 Flow Control Flow control can be accomplished by either hardware or software. The following sections describe the different methods. Hardware Flow Control (RTS/CTS) Hardware flow control between two devices is accomplished by connecting the UnRTS output to the Clear-To-Send input on the receiving device, and connecting the Request-To-Send output on the receiving device to the UnCTS input. The UnCTS input controls the transmitter.
PAGE 1318
Universal Asynchronous Receivers/Transmitters (UARTs) send transactions with 9-bit mode are data bytes and the 9th bit is cleared. Software can override the 9th bit to be set (to indicate address) by overriding the parity settings to sticky parity with odd parity enabled for a particular byte. To match the transmission time with correct parity settings, the address byte can be transmitted as a single then a burst transfer.
PAGE 1319
Tiva™ TM4C129XNCZAD Microcontroller Interrupts are always cleared (for both the UARTMIS and UARTRIS registers) by writing a 1 to the corresponding bit in the UART Interrupt Clear (UARTICR) register (see page 1355). The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period when the HSE bit is clear or over a 64-bit period when the HSE bit is set.
PAGE 1320
Universal Asynchronous Receivers/Transmitters (UARTs) channel if a receive error occurs. If the DMAERR bit of the UARTDMACR register is set and a receive error occurs, the DMA receive requests are automatically disabled. This error condition can be cleared by clearing the appropriate UART error interrupt. When the µDMA is finished transferring data to the TX FIFO or from the RX FIFO, a dma_done signal is sent to the UART to indicate completion.
PAGE 1321
Tiva™ TM4C129XNCZAD Microcontroller The first thing to consider when programming the UART is the baud-rate divisor (BRD), because the UARTIBRD and UARTFBRD registers must be written before the UARTLCRH register. Using the equation described in “Baud-Rate Generation” on page 1313, the BRD can be calculated: BRD = 20,000,000 / (16 * 115,200) = 10.8507 which means that the DIVINT field of the UARTIBRD register (see page 1333) should be set to 10 decimal or 0xA.
PAGE 1322
Universal Asynchronous Receivers/Transmitters (UARTs) ■ UART2 (modem flow control) ■ UART3 (modem flow control) ■ UART4 (modem flow control) Table 19-3. UART Register Map Type Reset Description See page UARTDR RW 0x0000.0000 UART Data 1324 0x004 UARTRSR/UARTECR RW 0x0000.0000 UART Receive Status/Error Clear 1326 0x018 UARTFR RO 0x0000.0090 UART Flag 1329 0x020 UARTILPR RW 0x0000.0000 UART IrDA Low-Power Register 1332 0x024 UARTIBRD RW 0x0000.
PAGE 1323
Tiva™ TM4C129XNCZAD Microcontroller Table 19-3. UART Register Map (continued) Offset Name 0xFF8 0xFFC 19.6 Description See page 0x0000.0005 UART PrimeCell Identification 2 1373 0x0000.00B1 UART PrimeCell Identification 3 1374 Type Reset UARTPCellID2 RO UARTPCellID3 RO Register Descriptions The remainder of this section lists and describes the UART registers, in numerical order by address offset.
PAGE 1324
Universal Asynchronous Receivers/Transmitters (UARTs) Register 1: UART Data (UARTDR), offset 0x000 Important: This register is read-sensitive. See the register description for details. This register is the data register (the interface to the FIFOs). For transmitted data, if the FIFO is enabled, data written to this location is pushed onto the transmit FIFO. If the FIFO is disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO).
PAGE 1325
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 10 BE RO 0 Description UART Break Error Value Description 0 No break condition has occurred 1 A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO.
PAGE 1326
Universal Asynchronous Receivers/Transmitters (UARTs) Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 The UARTRSR/UARTECR register is the receive status register/error clear register. In addition to the UARTDR register, receive status can also be read from the UARTRSR register. If the status is read from this register, then the status information corresponds to the entry read from UARTDR prior to reading UARTRSR.
PAGE 1327
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 2 BE RO 0 Description UART Break Error Value Description 0 No break condition has occurred 1 A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). This bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO.
PAGE 1328
Universal Asynchronous Receivers/Transmitters (UARTs) Bit/Field Name Type Reset 31:8 reserved WO 0x0000.00 7:0 DATA WO 0x00 Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. Error Clear A write to this register of any data clears the framing, parity, break, and overrun flags.
PAGE 1329
Tiva™ TM4C129XNCZAD Microcontroller Register 3: UART Flag (UARTFR), offset 0x018 The UARTFR register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.
PAGE 1330
Universal Asynchronous Receivers/Transmitters (UARTs) Bit/Field Name Type Reset 7 TXFE RO 1 Description UART Transmit FIFO Empty The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register. Value Description 0 The transmitter has data to transmit. 1 If the FIFO is disabled (FEN is 0), the transmit holding register is empty. If the FIFO is enabled (FEN is 1), the transmit FIFO is empty.
PAGE 1331
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 3 BUSY RO 0 UART Busy Value Description 0 The UART is not busy. 1 The UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register. This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled). 2 DCD RO 0 Data Carrier Detect Value Description 1 DSR RO 0 0 The UnDCD signal is not asserted.
PAGE 1332
Universal Asynchronous Receivers/Transmitters (UARTs) Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020 The UARTILPR register stores the 8-bit low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared when reset. The internal IrLPBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to UARTILPR.
PAGE 1333
Tiva™ TM4C129XNCZAD Microcontroller Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 The UARTIBRD register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when UARTIBRD=0), in which case the UARTFBRD register is ignored. When changing the UARTIBRD register, the new value does not take effect until transmission/reception of the current character is complete.
PAGE 1334
Universal Asynchronous Receivers/Transmitters (UARTs) Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 The UARTFBRD register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the UARTFBRD register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the UARTLCRH register.
PAGE 1335
Tiva™ TM4C129XNCZAD Microcontroller Register 7: UART Line Control (UARTLCRH), offset 0x02C The UARTLCRH register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register. When updating the baud-rate divisor (UARTIBRD and/or UARTIFRD), the UARTLCRH register must also be written. The write strobe for the baud-rate divisor registers is tied to the UARTLCRH register. UART Line Control (UARTLCRH) UART0 base: 0x4000.
PAGE 1336
Universal Asynchronous Receivers/Transmitters (UARTs) Bit/Field Name Type Reset 4 FEN RW 0 Description UART Enable FIFOs Value Description 3 STP2 RW 0 0 The FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers. 1 The transmit and receive FIFO buffers are enabled (FIFO mode). UART Two Stop Bits Select Value Description 0 One stop bit is transmitted at the end of a frame. 1 Two stop bits are transmitted at the end of a frame.
PAGE 1337
Tiva™ TM4C129XNCZAD Microcontroller Register 8: UART Control (UARTCTL), offset 0x030 The UARTCTL register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set. To enable the UART module, the UARTEN bit must be set. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written.
PAGE 1338
Universal Asynchronous Receivers/Transmitters (UARTs) Bit/Field Name Type Reset 31:16 reserved RO 0x0000 15 CTSEN RW 0 Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. Enable Clear To Send Value Description 14 RTSEN RW 0 0 CTS hardware flow control is disabled. 1 CTS hardware flow control is enabled.
PAGE 1339
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 7 LBE RW 0 Description UART Loop Back Enable Value Description 0 Normal operation. 1 The UnTx path is fed through the UnRx path. 6 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 1340
Universal Asynchronous Receivers/Transmitters (UARTs) Bit/Field Name Type Reset 2 SIRLP RW 0 Description UART SIR Low-Power Mode This bit selects the IrDA encoding mode. Value Description 0 Low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. 1 The UART operates in SIR Low-Power mode. Low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate.
PAGE 1341
Tiva™ TM4C129XNCZAD Microcontroller Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 The UARTIFLS register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the UARTRIS register are triggered. The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level.
PAGE 1342
Universal Asynchronous Receivers/Transmitters (UARTs) Bit/Field Name Type Reset 2:0 TXIFLSEL RW 0x2 Description UART Transmit Interrupt FIFO Level Select The trigger points for the transmit interrupt are as follows: Value Description 0x0 TX FIFO ≤ ⅞ empty 0x1 TX FIFO ≤ ¾ empty 0x2 TX FIFO ≤ ½ empty (default) 0x3 TX FIFO ≤ ¼ empty 0x4 TX FIFO ≤ ⅛ empty 0x5-0x7 Reserved Note: If the EOT bit in UARTCTL is set (see page 1337), the transmit interrupt is generated once the FIFO is completely
PAGE 1343
Tiva™ TM4C129XNCZAD Microcontroller Register 10: UART Interrupt Mask (UARTIM), offset 0x038 The UARTIM register is the interrupt mask set/clear register. On a read, this register gives the current value of the mask on the relevant interrupt. Setting a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Clearing a bit prevents the raw interrupt signal from being sent to the interrupt controller.
PAGE 1344
Universal Asynchronous Receivers/Transmitters (UARTs) Bit/Field Name Type Reset 16 DMARXIM RW 0 Description Receive DMA Interrupt Mask Value Description 0 The DMARXRIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the DMARXRIS bit in the UARTRIS register is set. 15:13 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 1345
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 8 PEIM RW 0 Description UART Parity Error Interrupt Mask Value Description 7 FEIM RW 0 0 The PERIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the PERIS bit in the UARTRIS register is set. UART Framing Error Interrupt Mask Value Description 6 RTIM RW 0 0 The FERIS interrupt is suppressed and not sent to the interrupt controller.
PAGE 1346
Universal Asynchronous Receivers/Transmitters (UARTs) Bit/Field Name Type Reset 2 DCDIM RW 0 Description UART Data Carrier Detect Modem Interrupt Mask Value Description 1 CTSIM RW 0 0 The DCDRIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the DCDRIS bit in the UARTRIS register is set.
PAGE 1347
Tiva™ TM4C129XNCZAD Microcontroller Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C The UARTRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect. UART Raw Interrupt Status (UARTRIS) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.
PAGE 1348
Universal Asynchronous Receivers/Transmitters (UARTs) Bit/Field Name Type Reset 12 9BITRIS RO 0 Description 9-Bit Mode Raw Interrupt Status Value Description 0 No interrupt 1 A receive address match has occurred. This bit is cleared by writing a 1 to the 9BITIC bit in the UARTICR register. 11 EOTRIS RO 0 End of Transmission Raw Interrupt Status Value Description 0 No interrupt 1 The last bit of all transmitted data and flags has left the serializer.
PAGE 1349
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 6 RTRIS RO 0 Description UART Receive Time-Out Raw Interrupt Status Value Description 0 No interrupt 1 A receive time out has occurred. This bit is cleared by writing a 1 to the RTIC bit in the UARTICR register.
PAGE 1350
Universal Asynchronous Receivers/Transmitters (UARTs) Bit/Field Name Type Reset 1 CTSRIS RO 0 Description UART Clear to Send Modem Raw Interrupt Status Value Description 0 No interrupt 1 Clear to Send used for software flow control. This bit is cleared by writing a 1 to the CTSIC bit in the UARTICR register. 0 RIRIS RO 0 UART Ring Indicator Modem Raw Interrupt Status Value Description 0 No interrupt 1 Ring Indicator used for software flow control.
PAGE 1351
Tiva™ TM4C129XNCZAD Microcontroller Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040 The UARTMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect. UART Masked Interrupt Status (UARTMIS) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.
PAGE 1352
Universal Asynchronous Receivers/Transmitters (UARTs) Bit/Field Name Type Reset 12 9BITMIS RO 0 Description 9-Bit Mode Masked Interrupt Status Value Description 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to a receive address match. This bit is cleared by writing a 1 to the 9BITIC bit in the UARTICR register. 11 EOTMIS RO 0 End of Transmission Masked Interrupt Status Value Description 0 An interrupt has not occurred or is masked.
PAGE 1353
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 6 RTMIS RO 0 Description UART Receive Time-Out Masked Interrupt Status Value Description 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to a receive time out. This bit is cleared by writing a 1 to the RTIC bit in the UARTICR register. 5 TXMIS RO 0 UART Transmit Masked Interrupt Status Value Description 0 An interrupt has not occurred or is masked.
PAGE 1354
Universal Asynchronous Receivers/Transmitters (UARTs) Bit/Field Name Type Reset 1 CTSMIS RO 0 Description UART Clear to Send Modem Masked Interrupt Status Value Description 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to Clear to Send. This bit is cleared by writing a 1 to the CTSIC bit in the UARTICR register. 0 RIMIS RO 0 UART Ring Indicator Modem Masked Interrupt Status Value Description 0 An interrupt has not occurred or is masked.
PAGE 1355
Tiva™ TM4C129XNCZAD Microcontroller Register 13: UART Interrupt Clear (UARTICR), offset 0x044 The UARTICR register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect. Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2. UART Interrupt Clear (UARTICR) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.
PAGE 1356
Universal Asynchronous Receivers/Transmitters (UARTs) Bit/Field Name Type Reset 9 BEIC W1C 0 Description Break Error Interrupt Clear Writing a 1 to this bit clears the BERIS bit in the UARTRIS register and the BEMIS bit in the UARTMIS register. 8 PEIC W1C 0 Parity Error Interrupt Clear Writing a 1 to this bit clears the PERIS bit in the UARTRIS register and the PEMIS bit in the UARTMIS register.
PAGE 1357
Tiva™ TM4C129XNCZAD Microcontroller Register 14: UART DMA Control (UARTDMACTL), offset 0x048 The UARTDMACTL register is the DMA control register. UART DMA Control (UARTDMACTL) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x048 Type RW, reset 0x0000.
PAGE 1358
Universal Asynchronous Receivers/Transmitters (UARTs) Register 15: UART 9-Bit Self Address (UART9BITADDR), offset 0x0A4 The UART9BITADDR register is used to write the specific address that should be matched with the receiving byte when the 9-bit Address Mask (UART9BITAMASK) is set to 0xFF. This register is used in conjunction with UART9BITAMASK to form a match for address-byte received. UART 9-Bit Self Address (UART9BITADDR) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.
PAGE 1359
Tiva™ TM4C129XNCZAD Microcontroller Register 16: UART 9-Bit Self Address Mask (UART9BITAMASK), offset 0x0A8 The UART9BITAMASK register is used to enable the address mask for 9-bit mode. The address bits are masked to create a set of addresses to be matched with the received address byte. UART 9-Bit Self Address Mask (UART9BITAMASK) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.
PAGE 1360
Universal Asynchronous Receivers/Transmitters (UARTs) Register 17: UART Peripheral Properties (UARTPP), offset 0xFC0 The UARTPP register provides information regarding the properties of the UART module. UART Peripheral Properties (UARTPP) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0xFC0 Type RO, reset 0x0000.
PAGE 1361
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 SC RO 0x1 Description Smart Card Support Value Description 0 The UART module does not provide smart card support. 1 The UART module provides smart card support.
PAGE 1362
Universal Asynchronous Receivers/Transmitters (UARTs) Register 18: UART Clock Configuration (UARTCC), offset 0xFC8 The UARTCC register controls the baud clock source for the UART module. For more information, see the section called “Peripheral Clock Sources” on page 244. Note: If the PIOSC is used for the UART baud clock, the system clock frequency must be at least 9 MHz in Run mode. UART Clock Configuration (UARTCC) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.
PAGE 1363
Tiva™ TM4C129XNCZAD Microcontroller Register 19: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values. UART Peripheral Identification 4 (UARTPeriphID4) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0xFD0 Type RO, reset 0x0000.
PAGE 1364
Universal Asynchronous Receivers/Transmitters (UARTs) Register 20: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values. UART Peripheral Identification 5 (UARTPeriphID5) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.
PAGE 1365
Tiva™ TM4C129XNCZAD Microcontroller Register 21: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values. UART Peripheral Identification 6 (UARTPeriphID6) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0xFD8 Type RO, reset 0x0000.
PAGE 1366
Universal Asynchronous Receivers/Transmitters (UARTs) Register 22: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values. UART Peripheral Identification 7 (UARTPeriphID7) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.
PAGE 1367
Tiva™ TM4C129XNCZAD Microcontroller Register 23: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values. UART Peripheral Identification 0 (UARTPeriphID0) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0xFE0 Type RO, reset 0x0000.
PAGE 1368
Universal Asynchronous Receivers/Transmitters (UARTs) Register 24: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values. UART Peripheral Identification 1 (UARTPeriphID1) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.
PAGE 1369
Tiva™ TM4C129XNCZAD Microcontroller Register 25: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8 The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values. UART Peripheral Identification 2 (UARTPeriphID2) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0xFE8 Type RO, reset 0x0000.
PAGE 1370
Universal Asynchronous Receivers/Transmitters (UARTs) Register 26: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values. UART Peripheral Identification 3 (UARTPeriphID3) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.
PAGE 1371
Tiva™ TM4C129XNCZAD Microcontroller Register 27: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0 The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values. UART PrimeCell Identification 0 (UARTPCellID0) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0xFF0 Type RO, reset 0x0000.
PAGE 1372
Universal Asynchronous Receivers/Transmitters (UARTs) Register 28: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4 The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values. UART PrimeCell Identification 1 (UARTPCellID1) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0xFF4 Type RO, reset 0x0000.
PAGE 1373
Tiva™ TM4C129XNCZAD Microcontroller Register 29: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8 The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values. UART PrimeCell Identification 2 (UARTPCellID2) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0xFF8 Type RO, reset 0x0000.
PAGE 1374
Universal Asynchronous Receivers/Transmitters (UARTs) Register 30: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values. UART PrimeCell Identification 3 (UARTPCellID3) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0xFFC Type RO, reset 0x0000.
PAGE 1375
Tiva™ TM4C129XNCZAD Microcontroller 20 Quad Synchronous Serial Interface (QSSI) The TM4C129XNCZAD microcontroller includes four Quad-Synchronous Serial Interface (QSSI) modules. All four of the modules support Advanced and Bi-SSI interfaces as well as a Quad-SSI enhancement to provide faster throughput of data. The QSSI module acts as a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, or Texas Instruments synchronous serial interfaces.
PAGE 1376
Quad Synchronous Serial Interface (QSSI) Figure 20-1. QSSI Module with Advanced, Bi-SSI and Quad-SSI Support DMA Request DMA Control SSIDMACTL Interrupt Interrupt Control TxFIFO 8 x 16 SSIIM SSIMIS SSIRIS SSIICR . . . Control/Status SSInXDAT3 SSICR0 SSICR1 SSISR SSInXDAT2 Transmit/ Receive Logic SSIDR RxFIFO 8 x 16 . . .
PAGE 1377
Tiva™ TM4C129XNCZAD Microcontroller parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control (GPIOPCTL) register (page 818) to assign the QSSI signal to the specified GPIO port pin. For more information on configuring GPIOs, see “General-Purpose Input/Outputs (GPIOs)” on page 771. Note that for the QSSI module, when operating in Legacy Mode, SSInXDAT0 functions as SSInTX and SSInXDAT1 functions as SSInRX). Table 20-1.
PAGE 1378
Quad Synchronous Serial Interface (QSSI) 20.3 Functional Description The QSSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes. The QSSI also supports the µDMA interface.
PAGE 1379
Tiva™ TM4C129XNCZAD Microcontroller 20.3.2.2 Receive FIFO The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data using the legacy serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the SSIDR register. If the receive FIFO is full when the master or slave receives new data, the data is held off until the receive FIFO has space.
PAGE 1380
Quad Synchronous Serial Interface (QSSI) The SSICRI1 register bits DIR and MODE are used to program what operation is needed for the next data bytes that are being loaded into the FIFO. Table 20-2 on page 1380 shows available modes of operation: Table 20-2.
PAGE 1381
Tiva™ TM4C129XNCZAD Microcontroller Table 20-3. SSInFss Functionality Mode FSSHLDFRM 0 For Freescale format, with SPH = 0, the SSInFss signal is asserted low between continuous transfers. For SPH = 1, the SSInFss signal is deasserted (high) between continuous transfers. For TI format, the SSInFss signal is deasserted (high) after every data transfer.
PAGE 1382
Quad Synchronous Serial Interface (QSSI) The individual outputs, along with a combined interrupt output, allow use of either a global interrupt service routine or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels.
PAGE 1383
Tiva™ TM4C129XNCZAD Microcontroller Table 20-4.
PAGE 1384
Quad Synchronous Serial Interface (QSSI) Figure 20-3 on page 1384 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted. Figure 20-3. TI Synchronous Serial Frame Format (Continuous Transfer) SSInClk SSInFss SSInTx/SSInRx MSB LSB 4 to 16 bits 20.3.7.2 Freescale SPI Frame Format The Freescale SPI interface is a four-wire interface where the SSInFss signal behaves as a slave select.
PAGE 1385
Tiva™ TM4C129XNCZAD Microcontroller Figure 20-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0 SSInClk SSInFss SSInRx LSB MSB Q 4 to 16 bits SSInTx MSB Note: LSB Q is undefined. Figure 20-5.
PAGE 1386
Quad Synchronous Serial Interface (QSSI) In the case of a single word transmission, after all bits of the data word have been transferred, the SSInFss line is returned to its idle High state one SSInClk period after the last bit has been captured.
PAGE 1387
Tiva™ TM4C129XNCZAD Microcontroller In the case of a single word transfer, after all bits have been transferred, the SSInFss line is returned to its idle High state one SSInClk period after the last bit has been captured. For continuous back-to-back transfers, the SSInFss pin is held Low between successive data words, and termination is the same as that of the single word transfer. 20.3.7.
PAGE 1388
Quad Synchronous Serial Interface (QSSI) If the QSSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSInFss master signal being driven Low, causing slave data to be immediately transferred onto the SSInDAT1/SSInRX line of the master. The master SSInDAT0/SSInTX output pad is enabled. One-half period later, valid master data is transferred to the SSInDAT0/SSInTX line.
PAGE 1389
Tiva™ TM4C129XNCZAD Microcontroller If the QSSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSInFss master signal being driven Low. The master SSInDAT0/SSInTX output pad is enabled. After an additional one-half SSInClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSInClk is enabled with a falling edge transition.
PAGE 1390
Quad Synchronous Serial Interface (QSSI) Note: Pull-ups can be used to avoid unnecessary toggles on the QSSI pins, which can take the slave to a wrong state. In addition, if the SSIClk signal is programmed to steady state high through the SPO bit in the SSICR0 register, then software must also configure the GPIO port pin corresponding to the SSInClk signal as a pull-up in the GPIO Pull-Up Select (GPIOPUR) register, GPIO offset 0x510.
PAGE 1391
Tiva™ TM4C129XNCZAD Microcontroller The configuration sequence would be as follows: 1. Ensure that the SSE bit in the SSICR1 register is clear. 2. Write the SSICR1 register with a value of 0x0000.0000. 3. Write the SSICPSR register with a value of 0x0000.0002. 4. Write the SSICR0 register with a value of 0x0000.09C7. 5. The QSSI is then enabled by setting the SSE bit in the SSICR1 register. 20.4.
PAGE 1392
Quad Synchronous Serial Interface (QSSI) Table 20-5. SSI Register Map (continued) Description See page 0x0000.0000 QSSI Control 1 1395 RW 0x0000.0000 QSSI Data 1398 SSISR RO 0x0000.0003 QSSI Status 1399 0x010 SSICPSR RW 0x0000.0000 QSSI Clock Prescale 1401 0x014 SSIIM RW 0x0000.0000 QSSI Interrupt Mask 1402 0x018 SSIRIS RO 0x0000.0008 QSSI Raw Interrupt Status 1404 0x01C SSIMIS RO 0x0000.0000 QSSI Masked Interrupt Status 1406 0x020 SSIICR W1C 0x0000.
PAGE 1393
Tiva™ TM4C129XNCZAD Microcontroller Register 1: QSSI Control 0 (SSICR0), offset 0x000 The SSICR0 register contains bit fields that control various functions within the QSSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register. QSSI Control 0 (SSICR0) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0x000 Type RW, reset 0x0000.
PAGE 1394
Quad Synchronous Serial Interface (QSSI) Bit/Field Name Type Reset 5:4 FRF RW 0x0 Description QSSI Frame Format Select Note: When operating in Advanced/Bi-/Quad-SSI mode these bits must be programmed to 0x0 (Freescale SPI Frame Format). Value Frame Format 0x0 Freescale SPI Frame Format 0x1 Texas Instruments Synchronous Serial Frame Format 0x2-0x3 Reserved 3:0 DSS RW 0x0 QSSI Data Size Select Note: When operating in Advanced, Bi- or Quad-SSI, data size can only be 8-bit.
PAGE 1395
Tiva™ TM4C129XNCZAD Microcontroller Register 2: QSSI Control 1 (SSICR1), offset 0x004 The SSICR1 register contains bit fields that control various functions within the QSSI module. Master and slave mode functionality is controlled by this register. QSSI Control 1 (SSICR1) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0x004 Type RW, reset 0x0000.
PAGE 1396
Quad Synchronous Serial Interface (QSSI) Bit/Field Name Type Reset 8 DIR RW 0 Description QSSI Direction of Operation Value Description 7:6 MODE RW 0x0 0 TX (Transmit Mode) write direction 1 RX (Receive Mode) read direction QSSI Mode Value Description 0x0 Legacy SSI mode 0x1 Bi-SSI mode 0x2 Quad-SSI Mode 0x3 Advanced SSI Mode with 8-bit packet size 5 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 1397
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1 SSE RW 0 Description QSSI Synchronous Serial Port Enable Value Description 0 QSSI operation is disabled. 1 QSSI operation is enabled. Note: 0 LBM RW 0 The HSCLKEN bit in the SSICR1 register should be set only after applying reset to the QSSI module and enabling the QSSI by setting the SSE bit, and before any SSI data transfer.
PAGE 1398
Quad Synchronous Serial Interface (QSSI) Register 3: QSSI Data (SSIDR), offset 0x008 Important: This register is read-sensitive. See the register description for details. The SSIDR register is 16-bits wide. When the SSIDR register is read, the entry in the receive FIFO that is pointed to by the current FIFO read pointer is accessed.
PAGE 1399
Tiva™ TM4C129XNCZAD Microcontroller Register 4: QSSI Status (SSISR), offset 0x00C The SSISR register contains bits that indicate the FIFO fill status and the QSSI busy status. QSSI Status (SSISR) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0x00C Type RO, reset 0x0000.
PAGE 1400
Quad Synchronous Serial Interface (QSSI) Bit/Field Name Type Reset 0 TFE RO 1 Description QSSI Transmit FIFO Empty Value Description 0 The transmit FIFO is not empty. 1 The transmit FIFO is empty.
PAGE 1401
Tiva™ TM4C129XNCZAD Microcontroller Register 5: QSSI Clock Prescale (SSICPSR), offset 0x010 The SSICPSR register specifies the division factor which is used to derive the SSInClk from the system clock. The clock is further divided by a value from 1 to 256, which is 1 + SCR. SCR is programmed in the SSICR0 register. The frequency of the SSInClk is defined by: SSInClk = SysClk / (CPSDVSR * (1 + SCR)) The value programmed into this register must be an even number between 2 and 254.
PAGE 1402
Quad Synchronous Serial Interface (QSSI) Register 6: QSSI Interrupt Mask (SSIIM), offset 0x014 The SSIIM register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared on reset. On a read, this register gives the current value of the mask on the corresponding interrupt. Setting a bit clears the mask, enabling the interrupt to be sent to the interrupt controller.
PAGE 1403
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 2 RXIM RW 0 Description QSSI Receive FIFO Interrupt Mask Value Description 1 RTIM RW 0 0 The receive FIFO interrupt is masked. 1 The receive FIFO interrupt is not masked. QSSI Receive Time-Out Interrupt Mask Value Description 0 RORIM RW 0 0 The receive FIFO time-out interrupt is masked. 1 The receive FIFO time-out interrupt is not masked.
PAGE 1404
Quad Synchronous Serial Interface (QSSI) Register 7: QSSI Raw Interrupt Status (SSIRIS), offset 0x018 The SSIRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect. QSSI Raw Interrupt Status (SSIRIS) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0x018 Type RO, reset 0x0000.
PAGE 1405
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 TXRIS RO 1 Description QSSI Transmit FIFO Raw Interrupt Status Value Description 0 No interrupt. 1 If the EOT bit in the SSICR1 register is clear, the transmit FIFO is half empty or less. If the EOT bit is set, the transmit FIFO is empty, and the last bit has been transmitted out of the serializer.
PAGE 1406
Quad Synchronous Serial Interface (QSSI) Register 8: QSSI Masked Interrupt Status (SSIMIS), offset 0x01C The SSIMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect. QSSI Masked Interrupt Status (SSIMIS) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0x01C Type RO, reset 0x0000.
PAGE 1407
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 TXMIS RO 0 Description QSSI Transmit FIFO Masked Interrupt Status Value Description 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to the transmit FIFO being half empty or less (if the EOT bit is clear) or due to the transmission of the last data bit (if the EOT bit is set).
PAGE 1408
Quad Synchronous Serial Interface (QSSI) Register 9: QSSI Interrupt Clear (SSIICR), offset 0x020 The SSIICR register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect. QSSI Interrupt Clear (SSIICR) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0x020 Type W1C, reset 0x0000.
PAGE 1409
Tiva™ TM4C129XNCZAD Microcontroller Register 10: QSSI DMA Control (SSIDMACTL), offset 0x024 The SSIDMACTL register is the µDMA control register. QSSI DMA Control (SSIDMACTL) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0x024 Type RW, reset 0x0000.
PAGE 1410
Quad Synchronous Serial Interface (QSSI) Register 11: QSSI Peripheral Properties (SSIPP), offset 0xFC0 The SSIPP register provides information regarding the properties of the QSSI module. QSSI Peripheral Properties (SSIPP) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFC0 Type RO, reset 0x0000.
PAGE 1411
Tiva™ TM4C129XNCZAD Microcontroller Register 12: QSSI Clock Configuration (SSICC), offset 0xFC8 The SSICC register controls the baud clock source for the QSSI module. Note: If ALTCLK is used for the QSSI baud clock, the system clock frequency must be at least twice that of the ALTCLK programmed value in Run mode. QSSI Clock Configuration (SSICC) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFC8 Type RW, reset 0x0000.
PAGE 1412
Quad Synchronous Serial Interface (QSSI) Register 13: QSSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value. QSSI Peripheral Identification 4 (SSIPeriphID4) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFD0 Type RO, reset 0x0000.
PAGE 1413
Tiva™ TM4C129XNCZAD Microcontroller Register 14: QSSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value. QSSI Peripheral Identification 5 (SSIPeriphID5) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFD4 Type RO, reset 0x0000.
PAGE 1414
Quad Synchronous Serial Interface (QSSI) Register 15: QSSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value. QSSI Peripheral Identification 6 (SSIPeriphID6) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFD8 Type RO, reset 0x0000.
PAGE 1415
Tiva™ TM4C129XNCZAD Microcontroller Register 16: QSSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value. QSSI Peripheral Identification 7 (SSIPeriphID7) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFDC Type RO, reset 0x0000.
PAGE 1416
Quad Synchronous Serial Interface (QSSI) Register 17: QSSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value. QSSI Peripheral Identification 0 (SSIPeriphID0) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFE0 Type RO, reset 0x0000.
PAGE 1417
Tiva™ TM4C129XNCZAD Microcontroller Register 18: QSSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value. QSSI Peripheral Identification 1 (SSIPeriphID1) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFE4 Type RO, reset 0x0000.
PAGE 1418
Quad Synchronous Serial Interface (QSSI) Register 19: QSSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value. QSSI Peripheral Identification 2 (SSIPeriphID2) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFE8 Type RO, reset 0x0000.
PAGE 1419
Tiva™ TM4C129XNCZAD Microcontroller Register 20: QSSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value. QSSI Peripheral Identification 3 (SSIPeriphID3) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFEC Type RO, reset 0x0000.
PAGE 1420
Quad Synchronous Serial Interface (QSSI) Register 21: QSSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 The SSIPCellIDn registers are hard-coded, and the fields within the register determine the reset value. QSSI PrimeCell Identification 0 (SSIPCellID0) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFF0 Type RO, reset 0x0000.
PAGE 1421
Tiva™ TM4C129XNCZAD Microcontroller Register 22: QSSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 The SSIPCellIDn registers are hard-coded, and the fields within the register determine the reset value. QSSI PrimeCell Identification 1 (SSIPCellID1) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFF4 Type RO, reset 0x0000.
PAGE 1422
Quad Synchronous Serial Interface (QSSI) Register 23: QSSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 The SSIPCellIDn registers are hard-coded, and the fields within the register determine the reset value. QSSI PrimeCell Identification 2 (SSIPCellID2) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFF8 Type RO, reset 0x0000.
PAGE 1423
Tiva™ TM4C129XNCZAD Microcontroller Register 24: QSSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC The SSIPCellIDn registers are hard-coded, and the fields within the register determine the reset value. QSSI PrimeCell Identification 3 (SSIPCellID3) QSSI0 base: 0x4000.8000 QSSI1 base: 0x4000.9000 QSSI2 base: 0x4000.A000 QSSI3 base: 0x4000.B000 Offset 0xFFC Type RO, reset 0x0000.
PAGE 1424
Inter-Integrated Circuit (I2C) Interface 21 Inter-Integrated Circuit (I2C) Interface The Inter-Integrated Circuit (I2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I2C bus may also be used for system testing and diagnostic purposes in product development and manufacturing.
PAGE 1425
Tiva™ TM4C129XNCZAD Microcontroller – Slave generates interrupts when data has been transferred or requested by a master or when a START or STOP condition is detected ■ Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode ■ Efficient transfers using Micro Direct Memory Access Controller (µDMA) – Separate channels for transmit and receive – Ability to execute single data transfers or burst data transfers using the RX and TX FIFOs in the I2C 21.
PAGE 1426
Inter-Integrated Circuit (I2C) Interface 21.2 Signal Description The following table lists the external signals of the I2C interface and describes the function of each. The I2C interface signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the I2C signals.
PAGE 1427
Tiva™ TM4C129XNCZAD Microcontroller Table 21-1. I2C Signals (212BGA) (continued) Pin Name Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description I2C6SCL V5 F2 PA6 (2) PB6 (2) I/O OD I2C module 6 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. I2C6SDA R7 F1 PA7 (2) PB7 (2) I/O OD I2C module 6 data. I2C7SCL V4 C2 PA4 (2) PD0 (2) I/O OD I2C module 7 clock. Note that this signal has an active pull-up.
PAGE 1428
Inter-Integrated Circuit (I2C) Interface Every transaction on the I2C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in “START and STOP Conditions” on page 1428) is unrestricted, but each data byte has to be followed by an acknowledge bit, and data must be transferred MSB first.
PAGE 1429
Tiva™ TM4C129XNCZAD Microcontroller Figure 21-4. Complete Data Transfer with a 7-Bit Address SDA MSB SCL 1 2 LSB R/S ACK 7 8 9 MSB 1 2 Slave address Start 7 Data LSB ACK 8 9 Stop The first seven bits of the first byte make up the slave address (see Figure 21-5). The eighth bit determines the direction of the message.
PAGE 1430
Inter-Integrated Circuit (I2C) Interface 21.3.1.5 Repeated Start The I2C master module has the capability of executing a repeated START (transmit or receive) after an initial transfer has occurred. A repeated start sequence for a Master transmit is as follows: 1. When the device is in the idle state, the Master writes the slave address to the I2CMSA register and configures the R/S bit for the desired transfer type. 2. Data is written to the I2CMDR register. 3.
PAGE 1431
Tiva™ TM4C129XNCZAD Microcontroller is cleared when a STOP condition is sent or during the I2C master reset. The status of the raw SDA and SCL signals are readable by software through the SDA and SCL bits in the I2C Master Bus Monitor (I2CMBMON) register to help determine the state of the remote slave. In the event of a CLTO condition, application software must choose how it intends to attempt bus recovery.
PAGE 1432
Inter-Integrated Circuit (I2C) Interface 1. Flush and disable the TX FIFO 2. Clear and mask the TXFE interrupt by clearing the TXFEIM bit in the I2CMIMR register. Once the bus is IDLE, the TXFIFO can be filled and enabled, the TXFE bit can be unmasked and a new BURST transaction can be initiated. 21.3.1.
PAGE 1433
Tiva™ TM4C129XNCZAD Microcontroller set. When the master sends a Quick Command with the R/S (data) bit set, the DATARIS bit is set to notify the slave to write a data byte to I2CSDR in which bit 7 is set. A “dummy write” of 0xFF to the I2CSDR register is recommended. After the write to I2CSDR, the STOP interrupt is asserted and the QCMDST and QCMDRW bits are set in the I2CSCSR register to indicate that a quick command read occurred and the last transaction was a Quick Command.
PAGE 1434
Inter-Integrated Circuit (I2C) Interface Table 21-2. Examples of I2C Master Timer Period Versus Speed Mode (continued) 21.3.2.2 System Clock Timer Period Standard Mode Timer Period Fast Mode Timer Period Fast Mode Plus 12.5 MHz 0x06 89 Kbps 0x01 312 Kbps - - 16.7 MHz 0x08 93 Kbps 0x02 278 Kbps - - 20 MHz 0x09 100 Kbps 0x02 333 Kbps - - 25 MHz 0x0C 96.2 Kbps 0x03 312 Kbps - - 33 MHz 0x10 97.
PAGE 1435
Tiva™ TM4C129XNCZAD Microcontroller transferring in High-speed mode. The master code byte must contain data in the form of 0000.1XXX and is used to tell the slave devices to prepare for a High-speed transfer. The master code byte should never be acknowledged by a slave since it is only used to indicate that the upcoming data is going to be transferred at a higher data rate.
PAGE 1436
Inter-Integrated Circuit (I2C) Interface ■ Transmit FIFO is empty (TXFERIS bit) ■ Receive FIFO is full (RXFFRIS bit) Interrupts are generated when the following conditions are observed in the Slave Module: ■ Slave transaction received (DATARIS bit) ■ Slave transaction requested (DATARIS bit) ■ Slave next byte transfer request (DATARIS bit) ■ Stop condition on bus detected (STOPRIS bit) ■ Start condition on bus detected (STARTRIS bit) ■ RX DMA interrupt pending (DMARXRIS bit) ■ TX DMA interrupt pending (DMA
PAGE 1437
Tiva™ TM4C129XNCZAD Microcontroller ■ The transmit FIFO can be assigned to the master, while the receive FIFO is assigned to the slave and vice versa. In most cases, both FIFOs will be assigned to either the master or the slave. The FIFO assignment is configured by programming the TXASGNMT and RXASGNMT bit in the I2C FIFO Control (I2CFIFOCTL) register. Each FIFO has a programmable threshold point which indicates when the FIFO service interrupt should be generated.
PAGE 1438
Inter-Integrated Circuit (I2C) Interface When the Master module is transmitting FIFO data, software can fill the Tx FIFO in advance of setting the BURST bit in the I2CMCS register. If the FIFO is empty when the µDMA is enabled for BURST mode, the dma_req and dma_sreq both assert (assuming the I2CMBLEN register is programmed to at least 4 bytes and the Tx FIFO fill level is less than the trigger set).
PAGE 1439
Tiva™ TM4C129XNCZAD Microcontroller Figure 21-8.
PAGE 1440
Inter-Integrated Circuit (I2C) Interface Figure 21-9.
PAGE 1441
Tiva™ TM4C129XNCZAD Microcontroller Figure 21-10.
PAGE 1442
Inter-Integrated Circuit (I2C) Interface Figure 21-11.
PAGE 1443
Tiva™ TM4C129XNCZAD Microcontroller Figure 21-12.
PAGE 1444
Inter-Integrated Circuit (I2C) Interface Figure 21-13.
PAGE 1445
Tiva™ TM4C129XNCZAD Microcontroller Figure 21-14. Standard High Speed Mode Master Transmit IDLE write slave address to I2CMSA register Master code and arbitration is always done in FAST or STANDARD mode write „---10011” to I2CMCS register read I2CMCS register no Busy=’0' yes no IDLE Error=’0' yes Normal sequence starts here.
PAGE 1446
Inter-Integrated Circuit (I2C) Interface 21.3.6.2 I2C Slave Command Sequences Figure 21-15 on page 1446 presents the command sequence available for the I2C slave. Figure 21-15. Slave Command Sequence Idle Write OWN Slave Address to I2CSOAR Write -------1 to I2CSCSR Read I2CSCSR NO TREQ bit=1? YES Write data to I2CSDR NO RREQ bit=1? FBR is also valid YES Read data from I2CSDR 21.4 Initialization and Configuration 21.4.
PAGE 1447
Tiva™ TM4C129XNCZAD Microcontroller 4. Enable the I2CSDA pin for open-drain operation. See page 806. 5. Configure the PMCn fields in the GPIOPCTL register to assign the I2C signals to the appropriate pins. See page 818 and Table 31-5 on page 2087. 6. Initialize the I2C Master by writing the I2CMCR register with a value of 0x0000.0010. 7. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value.
PAGE 1448
Inter-Integrated Circuit (I2C) Interface TPR = (System Clock/(2*(SCL_LP + SCL_HP)*SCL_CLK))-1; TPR = (80 MHz/(2*(2+1)*3330000))-1; TPR = 3 Write the I2CMTPR register with the value of 0x0000.0003. 8. To send the master code byte, software should place the value of the master code byte into the I2CMSA register and write the I2CMCS register with the following value depending on the required operation: ■ For Standard High-Speed mode, the I2CMCS register should be written with 0x13.
PAGE 1449
Tiva™ TM4C129XNCZAD Microcontroller Table 21-4. Inter-Integrated Circuit (I2C) Interface Register Map Offset Name Type Reset Description See page I2C Master 0x000 I2CMSA RW 0x0000.0000 I2C Master Slave Address 1451 0x004 I2CMCS RW 0x0000.0020 I2C Master Control/Status 1452 0x008 I2CMDR RW 0x0000.0000 I2C Master Data 1461 0x00C I2CMTPR RW 0x0000.0001 I2C Master Timer Period 1462 0x010 I2CMIMR RW 0x0000.0000 I2C Master Interrupt Mask 1464 0x014 I2CMRIS RO 0x0000.
PAGE 1450
Inter-Integrated Circuit (I2C) Interface 21.6 Register Descriptions (I2C Master) The remainder of this section lists and describes the I2C master registers, in numerical order by address offset.
PAGE 1451
Tiva™ TM4C129XNCZAD Microcontroller Register 1: I2C Master Slave Address (I2CMSA), offset 0x000 This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Transmit (Low). I2C Master Slave Address (I2CMSA) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.
PAGE 1452
Inter-Integrated Circuit (I2C) Interface Register 2: I2C Master Control/Status (I2CMCS), offset 0x004 This register accesses status bits when read and control bits when written. When read, the status register indicates the state of the I2C bus controller. When written, the control register configures the I2C controller operation. The START bit generates the START or REPEATED START condition.
PAGE 1453
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 29:8 reserved RO 0x0000.00 7 CLKTO RO 0 Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. Clock Timeout Error Value Description 0 No clock timeout error. 1 The clock timeout error has occurred.
PAGE 1454
Inter-Integrated Circuit (I2C) Interface Bit/Field Name Type Reset 1 ERROR RO 0 Description Error Value Description 0 No error was detected on the last operation. 1 An error occurred on the last operation. The error can be from the slave address not being acknowledged or the transmit data not being acknowledged. 0 BUSY RO 0 I2C Busy Value Description 0 The controller is idle. 1 The controller is busy. When the BUSY bit is set, the other status bits are not valid.
PAGE 1455
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 QCMD WO 0 Description Quick Command Value Description 4 HS WO 0 0 Bus transaction is not a quick command. 1 The bus transaction is a quick command. To execute a quick command, the START, STOP and RUN bits also need to be set. After the quick command is issued, the master generates a STOP.
PAGE 1456
Inter-Integrated Circuit (I2C) Interface Bit/Field Name Type Reset 0 RUN WO 0 Description I2C Master Enable Value Description 0 In standard and high speed mode, this encoding means the master is unable to transmit or receive data. In Burst mode, this bit is not used and must be set to 0. 1 The master is able to transmit or receive data. Note that this bit cannot be set in Burst mode. See field decoding in Table 21-5 on page 1457. Note that the BURST and RUN bits are mutually exclusive.
PAGE 1457
Tiva™ TM4C129XNCZAD Microcontroller Table 21-5. Write Field Decoding for I2CMCS[6:0] I2CMCS[6:0] Current I2CMSA[0] Next State Description State R/S BURST QCCMD HS ACK STOP START RUN Idle 0 0 0 0 X a 0 1 1 START condition followed by TRANSMIT (master goes to the Master Transmit state). 0 0 0 0 X 1 1 1 START condition followed by a TRANSMIT and STOP condition (master remains in Idle state).
PAGE 1458
Inter-Integrated Circuit (I2C) Interface Table 21-5. Write Field Decoding for I2CMCS[6:0] (continued) I2CMCS[6:0] Current I2CMSA[0] Next State Description State R/S BURST QCCMD HS ACK STOP START RUN X 0 0 0 X 0 0 1 TRANSMIT operation (master remains in Master Transmit state). X 0 0 0 X 1 0 0 STOP condition (master goes to Idle state). X 0 0 0 X 1 0 1 TRANSMIT followed by STOP condition (master goes to Idle state).
PAGE 1459
Tiva™ TM4C129XNCZAD Microcontroller Table 21-5. Write Field Decoding for I2CMCS[6:0] (continued) I2CMCS[6:0] Current I2CMSA[0] Next State Description State R/S BURST QCCMD HS ACK STOP START RUN Master Receive X 0 0 0 0 0 0 1 RECEIVE operation with negative ACK (master remains in Master Receive state). X 0 0 0 X 1 0 0 STOP condition (master goes to Idle state). X 0 0 0 0 1 0 1 RECEIVE followed by STOP condition (master goes to Idle state).
PAGE 1460
Inter-Integrated Circuit (I2C) Interface b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.
PAGE 1461
Tiva™ TM4C129XNCZAD Microcontroller Register 3: I2C Master Data (I2CMDR), offset 0x008 Important: This register is read-sensitive. See the register description for details. This register contains the data to be transmitted when in the Master Transmit state and the data received when in the Master Receive state. If the BURST bit is enabled in the I2CMCS register, then the I2CFIFODATA register is used for the current data transmit or receive value and this register is ignored.
PAGE 1462
Inter-Integrated Circuit (I2C) Interface Register 4: I2C Master Timer Period (I2CMTPR), offset 0x00C This register is programmed to set the timer period for the SCL clock and assign the SCL clock to either standard or high-speed mode. I2C Master Timer Period (I2CMTPR) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.
PAGE 1463
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 7 HS WO 0x0 Description High-Speed Enable Value Description 6:0 TPR RW 0x1 0 The SCL Clock Period set by TPR applies to Standard mode (100 Kbps), Fast-mode (400 Kbps), or Fast-mode plus (1 Mbps). 1 The SCL Clock Period set by TPR applies to High-speed mode (3.33 Mbps).
PAGE 1464
Inter-Integrated Circuit (I2C) Interface Register 5: I2C Master Interrupt Mask (I2CMIMR), offset 0x010 This register controls whether a raw interrupt is promoted to a controller interrupt. I2C Master Interrupt Mask (I2CMIMR) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0x010 Type RW, reset 0x0000.
PAGE 1465
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 9 RXIM RW 0 Description Receive FIFO Request Interrupt Mask Value Description 8 TXIM RW 0 0 The RXRIS interrupt is suppressed and not sent to the interrupt controller. 1 The RX FIFO Request interrupt is sent to the interrupt controller when the RXRIS bit in the I2CMRIS register is set.
PAGE 1466
Inter-Integrated Circuit (I2C) Interface Bit/Field Name Type Reset 3 DMATXIM RW 0 Description Transmit DMA Interrupt Mask Value Description 2 DMARXIM RW 0 0 The DMATXRIS interrupt is suppressed and not sent to the interrupt controller. 1 The transmit DMA complete interrupt is sent to the interrupt controller when the DMATXRIS bit in the I2CMRIS register is set.
PAGE 1467
Tiva™ TM4C129XNCZAD Microcontroller Register 6: I2C Master Raw Interrupt Status (I2CMRIS), offset 0x014 This register specifies whether an interrupt is pending. I2C Master Raw Interrupt Status (I2CMRIS) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0x014 Type RO, reset 0x0000.
PAGE 1468
Inter-Integrated Circuit (I2C) Interface Bit/Field Name Type Reset 9 RXRIS RO 0 Description Receive FIFO Request Raw Interrupt Status Value Description 0 No interrupt 1 The trigger level for the RX FIFO has been reached or there is data in the FIFO and the burst count is zero. Thus, a RX FIFO request interrupt is pending. This bit is cleared by writing a 1 to the RXIC bit in the I2CMICR register.
PAGE 1469
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 DMATXRIS RO 0 Description Transmit DMA Raw Interrupt Status Value Description 0 No interrupt. 1 The transmit DMA complete interrupt is pending. This bit is cleared by writing a 1 to the DMATXIC bit in the I2CMICR register. 2 DMARXRIS RO 0 Receive DMA Raw Interrupt Status Value Description 0 No interrupt. 1 The receive DMA complete interrupt is pending.
PAGE 1470
Inter-Integrated Circuit (I2C) Interface Register 7: I2C Master Masked Interrupt Status (I2CMMIS), offset 0x018 This register specifies whether an interrupt was signaled. I2C Master Masked Interrupt Status (I2CMMIS) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0x018 Type RO, reset 0x0000.
PAGE 1471
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 9 RXMIS RO 0 Description Receive FIFO Request Interrupt Mask Value Description 0 No interrupt. 1 An unmasked Receive FIFO Request interrupt was signaled and is pending. This bit is cleared by writing a 1 to the RXIC bit in the I2CMICR register. 8 TXMIS RO 0 Transmit Request Interrupt Mask Value Description 0 No interrupt. 1 An unmasked Transmit FIFO Request interrupt was signaled and is pending.
PAGE 1472
Inter-Integrated Circuit (I2C) Interface Bit/Field Name Type Reset 4 NACKMIS RO 0 Description Address/Data NACK Interrupt Mask Value Description 0 No interrupt. 1 An unmasked Address/Data NACK interrupt was signaled and is pending. This bit is cleared by writing a 1 to the NACKIC bit in the I2CMICR register. 3 DMATXMIS RO 0 Transmit DMA Interrupt Status Value Description 0 No interrupt. 1 An unmasked transmit DMA complete interrupt was signaled and is pending.
PAGE 1473
Tiva™ TM4C129XNCZAD Microcontroller Register 8: I2C Master Interrupt Clear (I2CMICR), offset 0x01C This register clears the raw and masked interrupts. I2C Master Interrupt Clear (I2CMICR) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0x01C Type WO, reset 0x0000.
PAGE 1474
Inter-Integrated Circuit (I2C) Interface Bit/Field Name Type Reset 6 STOPIC WO 0 Description STOP Detection Interrupt Clear Writing a 1 to this bit clears the STOPRIS bit in the I2CMRIS register and the STOPMIS bit in the I2CMMIS register. A read of this register returns no meaningful data. 5 STARTIC WO 0 START Detection Interrupt Clear Writing a 1 to this bit clears the STARTRIS bit in the I2CMRIS register and the STARTMIS bit in the I2CMMIS register.
PAGE 1475
Tiva™ TM4C129XNCZAD Microcontroller Register 9: I2C Master Configuration (I2CMCR), offset 0x020 This register configures the mode (Master or Slave), and sets the interface for test mode loopback. I2C Master Configuration (I2CMCR) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0x020 Type RW, reset 0x0000.
PAGE 1476
Inter-Integrated Circuit (I2C) Interface Register 10: I2C Master Clock Low Timeout Count (I2CMCLKOCNT), offset 0x024 This register contains the upper 8 bits of a 12-bit counter that can be used to keep the timeout limit for clock stretching by a remote slave. The lower four bits of the counter are not user visible and are always 0x0. Note: The Master Clock Low Timeout counter counts for the entire time SCL is held Low continuously.
PAGE 1477
Tiva™ TM4C129XNCZAD Microcontroller Register 11: I2C Master Bus Monitor (I2CMBMON), offset 0x02C This register is used to determine the SCL and SDA signal status. I2C Master Bus Monitor (I2CMBMON) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0x02C Type RO, reset 0x0000.
PAGE 1478
Inter-Integrated Circuit (I2C) Interface Register 12: I2C Master Burst Length (I2CMBLEN), offset 0x030 This register contains the programmed length of bytes that are transferred during a Burst request. I2C Master Burst Length (I2CMBLEN) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.
PAGE 1479
Tiva™ TM4C129XNCZAD Microcontroller Register 13: I2C Master Burst Count (I2CMBCNT), offset 0x034 When BURST is active, the value in the I2CMBLEN register is copied into this register and decremented during the BURST transaction. This register can be used to determine the number of transfers that occurred when a BURST terminates early (as a result of a data NACK). When a BURST completes successfully, this register will contain 0. I2C Master Burst Count (I2CMBCNT) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.
PAGE 1480
Inter-Integrated Circuit (I2C) Interface Register 14: I2C Slave Own Address (I2CSOAR), offset 0x800 This register consists of seven address bits that identify the TM4C129XNCZAD I2C device on the I2C bus. I2C Slave Own Address (I2CSOAR) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0x800 Type RW, reset 0x0000.
PAGE 1481
Tiva™ TM4C129XNCZAD Microcontroller Register 15: I2C Slave Control/Status (I2CSCSR), offset 0x804 This register functions as a control register when written, and a status register when read. Read-Only Status Register I2C Slave Control/Status (I2CSCSR) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.
PAGE 1482
Inter-Integrated Circuit (I2C) Interface Bit/Field Name Type Reset 4 QCMDST RC 0 Description Quick Command Status Value Description 3 OAR2SEL RO 0 0 The last transaction was a normal transaction or a transaction has not occurred. 1 The last transaction was a Quick Command transaction. OAR2 Address Matched Value Description 0 Either the address is not matched or the match is in legacy mode. 1 OAR2 address matched and ACKed by the slave.
PAGE 1483
Tiva™ TM4C129XNCZAD Microcontroller Write-Only Control Register I2C Slave Control/Status (I2CSCSR) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0x804 Type WO, reset 0x0000.
PAGE 1484
Inter-Integrated Circuit (I2C) Interface Register 16: I2C Slave Data (I2CSDR), offset 0x808 Important: This register is read-sensitive. See the register description for details. This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state. If the RXFIFO bit or TXFIFO bit are enabled in the I2CSCSR register, then this register is ignored and the data value being transferred from the FIFO is contained in the I2CFIFODATA register.
PAGE 1485
Tiva™ TM4C129XNCZAD Microcontroller Register 17: I2C Slave Interrupt Mask (I2CSIMR), offset 0x80C This register controls whether a raw interrupt is promoted to a controller interrupt. I2C Slave Interrupt Mask (I2CSIMR) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0x80C Type RW, reset 0x0000.
PAGE 1486
Inter-Integrated Circuit (I2C) Interface Bit/Field Name Type Reset 5 TXIM RW 0 Description Transmit FIFO Request Interrupt Mask Value Description 4 DMATXIM RW 0 0 The TXRIS interrupt is suppressed and not sent to the interrupt controller. 1 The TX FIFO Request interrupt is sent to the interrupt controller when the TXRIS bit in the I2CSRIS register is set.
PAGE 1487
Tiva™ TM4C129XNCZAD Microcontroller Register 18: I2C Slave Raw Interrupt Status (I2CSRIS), offset 0x810 This register specifies whether an interrupt is pending. I2C Slave Raw Interrupt Status (I2CSRIS) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0x810 Type RO, reset 0x0000.
PAGE 1488
Inter-Integrated Circuit (I2C) Interface Bit/Field Name Type Reset 6 RXRIS RO 0 Description Receive FIFO Request Raw Interrupt Status Value Description 0 No interrupt 1 The trigger value for the FIFO has been reached and a RX FIFO Request interrupt is pending. This bit is cleared by writing a 1 to the RXIC bit in the I2CSICR register.
PAGE 1489
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 DATARIS RO 0 Description Data Raw Interrupt Status This interrupt encompasses the following: ■ Slave transaction received ■ Slave transaction requested ■ Next byte transfer request Value Description 0 No interrupt. 1 Slave Interrupt is pending. This bit is cleared by writing a 1 to the DATAIC bit in the I2CSICR register.
PAGE 1490
Inter-Integrated Circuit (I2C) Interface Register 19: I2C Slave Masked Interrupt Status (I2CSMIS), offset 0x814 This register specifies whether an interrupt was signaled. I2C Slave Masked Interrupt Status (I2CSMIS) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0x814 Type RO, reset 0x0000.
PAGE 1491
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 6 RXMIS RO 0 Description Receive FIFO Request Interrupt Mask Value Description 0 No interrupt. 1 An unmasked Receive FIFO Request interrupt was signaled and is pending. This bit is cleared by writing a 1 to the RXIC bit in the I2CSICR register. 5 TXMIS RO 0 Transmit FIFO Request Interrupt Mask Value Description 0 No interrupt. 1 An unmasked Transmit FIFO Request interrupt was signaled and is pending.
PAGE 1492
Inter-Integrated Circuit (I2C) Interface Bit/Field Name Type Reset 1 STARTMIS RO 0 Description Start Condition Masked Interrupt Status Value Description 0 An interrupt has not occurred or is masked. 1 An unmasked START condition interrupt was signaled is pending. This bit is cleared by writing a 1 to the STARTIC bit in the I2CSICR register. 0 DATAMIS RO 0 Data Masked Interrupt Status Value Description 0 An interrupt has not occurred or is masked.
PAGE 1493
Tiva™ TM4C129XNCZAD Microcontroller Register 20: I2C Slave Interrupt Clear (I2CSICR), offset 0x818 This register clears the raw interrupt. A read of this register returns no meaningful data. I2C Slave Interrupt Clear (I2CSICR) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0x818 Type WO, reset 0x0000.
PAGE 1494
Inter-Integrated Circuit (I2C) Interface Bit/Field Name Type Reset 3 DMARXIC WO 0 Description Receive DMA Interrupt Clear Writing a 1 to this bit clears the DMARXRIS bit in the I2CSRIS register and the DMARXMIS bit in the I2CSMIS register. A read of this register returns no meaningful data. 2 STOPIC WO 0 Stop Condition Interrupt Clear Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register.
PAGE 1495
Tiva™ TM4C129XNCZAD Microcontroller Register 21: I2C Slave Own Address 2 (I2CSOAR2), offset 0x81C This register consists of seven address bits that identify the alternate address for the I2C device on the I2C bus. I2C Slave Own Address 2 (I2CSOAR2) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.
PAGE 1496
Inter-Integrated Circuit (I2C) Interface Register 22: I2C Slave ACK Control (I2CSACKCTL), offset 0x820 This register enables the I2C slave to NACK for invalid data or command or ACK for valid data or command. The I2C clock is pulled low after the last data bit until this register is written. I2C Slave ACK Control (I2CSACKCTL) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.
PAGE 1497
Tiva™ TM4C129XNCZAD Microcontroller Register 23: I2C FIFO Data (I2CFIFODATA), offset 0xF00 The I2C FIFO Data (I2CFIFODATA) register contains the current value of the top of the RX or TX FIFO stack being used in the a transfer. Read-Only Status Register I2C FIFO Data (I2CFIFODATA) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.
PAGE 1498
Inter-Integrated Circuit (I2C) Interface Write-Only Control Register I2C FIFO Data (I2CFIFODATA) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0xF00 Type WO, reset 0x0000.
PAGE 1499
Tiva™ TM4C129XNCZAD Microcontroller Register 24: I2C FIFO Control (I2CFIFOCTL), offset 0xF04 The FIFO Control Register can be programmed to control various aspects of the FIFO transaction, such as RX and TX FIFO assignment, byte count value for FIFO triggers and flushing of the FIFOs. I2C FIFO Control (I2CFIFOCTL) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.
PAGE 1500
Inter-Integrated Circuit (I2C) Interface Bit/Field Name Type Reset 18:16 RXTRIG RW 0x4 Description RX FIFO Trigger Indicates at what fill level the RX FIFO will generate a trigger. Note: Programming RXTRIG to 0x0 has no effect since no data is present to transfer out of RX FIFO.
PAGE 1501
Tiva™ TM4C129XNCZAD Microcontroller Register 25: I2C FIFO Status (I2CFIFOSTATUS), offset 0xF08 This register contains the real-time status of the RX and TX FIFOs. I2C FIFO Status (I2CFIFOSTATUS) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0xF08 Type RO, reset 0x0001.
PAGE 1502
Inter-Integrated Circuit (I2C) Interface Bit/Field Name Type Reset 2 TXBLWTRIG RO 1 Description TX FIFO Below Trigger Level Value Description 1 TXFF RO 0 0 The number of bytes in TX FIFO is above the trigger level programmed by the TXTRIG bit in the I2CFIFOCTL register 1 The number of bytes in the TX FIFO is below the trigger level programmed by the TXTRIG bit in the I2CFIFOCTL register TX FIFO Full Value Description 0 TXFE RO 1 0 The TX FIFO is not full. 1 The TX FIFO is full.
PAGE 1503
Tiva™ TM4C129XNCZAD Microcontroller Register 26: I2C Peripheral Properties (I2CPP), offset 0xFC0 The I2CPP register provides information regarding the properties of the I2C module. I2C Peripheral Properties (I2CPP) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0xFC0 Type RO, reset 0x0000.
PAGE 1504
Inter-Integrated Circuit (I2C) Interface Register 27: I2C Peripheral Configuration (I2CPC), offset 0xFC4 The I2CPC register allows software to enable features present in the I2C module. I2C Peripheral Configuration (I2CPC) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 I2C 6 base: 0x400C.2000 I2C 7 base: 0x400C.3000 I2C 8 base: 0x400B.8000 I2C 9 base: 0x400B.9000 Offset 0xFC4 Type RO, reset 0x0000.
PAGE 1505
Tiva™ TM4C129XNCZAD Microcontroller 22 1-Wire Master Module The 1-Wire Master module is a bi-directional serial communication interface that implements the protocol functions of the Dallas Semiconductor 1-Wire protocol and provides both power and data over a single wire. The 1-Wire Master module can interface with a multiple variety of slaves such as thermometers, mixed-signal devices, memory, and authentication devices.
PAGE 1506
1-Wire Master Module 22.2 Signal Description The following table lists the external signals of the 1-Wire module and describes the function of each. The 1-Wire module signals are alternate functions for GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placements for the 1-Wire signals. The AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 801) should be set to choose the 1-Wire function.
PAGE 1507
Tiva™ TM4C129XNCZAD Microcontroller Timing Override (ONEWIRETIM) register. For example, the Master could sample 10 µs after releasing the reset for 240 µs. Caution should be exercised to make sure the line has been pulled high (by a pull-up) before the Master samples to avert a bogus answer-to-reset. Because the slave may hold the line low for a longer duration than the sample time, the Master must wait for the line to go high before starting a new command.
PAGE 1508
1-Wire Master Module Figure 22-3. 1-Wire Master Transmitting a 1 60 µs 15 µs or less OWIRE signal Master drives low Slave may sample here (to see if low or high) Master releases to float high Figure 22-4. 1-Wire Master Transmitting a 0' 60 µs OWIRE signal Master drives low Slave may sample here (to see if low or high) Master releases to float high For a read from the slave, the Master drives and holds the line low for at least 1µs (but less than 15 µs) and then releases.
PAGE 1509
Tiva™ TM4C129XNCZAD Microcontroller Figure 22-5. 1-Wire Master Receiving a 1 Signal from a Slave 60 µs 1 µs to < 15 µs OWIRE signal Master samples here (to see if low or high); in this case, the Master receives a ‘1’ from the slave Master drives low and then releases the bus Figure 22-6. 1-Wire Master Receiving a 0 Signal from a Slave 60 µs OWIRE signal Slave holds low Master drives low and then releases the bus 22.3.
PAGE 1510
1-Wire Master Module whether there is one slave or more than one. If there is only one slave device, the Master skips the selection process. If more than one are present, the Master selects a slave by sending out the ID for the selected slave, indicating to the remaining slaves that any further commands should be ignored until after the next reset. ■ The Master sends a command followed by a sending or receiving of data.
PAGE 1511
Tiva™ TM4C129XNCZAD Microcontroller Table 22-3. Bit Field Definitions for 1-Wire Timing and Override (ONEWIRETIM) Register (continued) Name Meaning Range (if used) Scale Default (normal) Default (overdrive) W0REST Amount of time to hold line high after a write 0 a (rest) 1 to 15 µs 1 µs units 10 µs 2.5 µs W1SAM Amount of time after 1-Wire has released the line to sample slave holding line 1 to 15 µs 1 µs units 10 µs 1 µs RSTTIM Amount of time to drive and hold line low for a reset.
PAGE 1512
1-Wire Master Module To setup a read, write or mixed transaction, the following configuration needs to occur: ■ For writes, the 1-Wire Data Write (ONEWIREDATW) register must first be written with one, two, three or four bytes to send (as a word). Next the ONEWIRECS register is configured as described above. ■ For reads, the ONEWIRECS register is written as described above.
PAGE 1513
Tiva™ TM4C129XNCZAD Microcontroller 2. Configure the µDMA to transfer bytes, half-words, or words from memory to the 1-Wire ONEWIREDATW register or from the ONEWIREDATR register through the DMA Channel Control Word (DMACHCTL) register (see page 734). 3. Set the SZ field of the ONEWIRECS register to byte, half-word, or word (0, 1, or 3). This is the only field programmed in the ONEWIRECS register. 4. Enable the DMA completion interrupt in the ONEWIREIM register.
PAGE 1514
1-Wire Master Module RST is not set in the ONEWIREDMA register, the transaction starts. If RST is set, the transaction starts when reset completes. At the end of the operation, the µDMA is requested to transfer the data from the ONEWIREDATR register (read). 3. When the µDMA is done, the DMA bit in the ONEWIRERIS register is set, allowing interrupt on completion by µDMA, and the ONEWIREDMA register is cleared.
PAGE 1515
Tiva™ TM4C129XNCZAD Microcontroller 2. Enable the clock to the appropriate GPIO port that is used for the 1-Wire signals using the General-Purpose Input/Output Run Mode Clock gating Control (RCGCGPIO) in the System Control Module; see page 398. To find out which GPIO port to enable, refer to Table 31-5 on page 2087. 3. In the GPIO module, enable the appropriate pin for its alternate function using the GPIO Alternate Function Select (GPIOAFSEL) register (see page 801). 4.
PAGE 1516
1-Wire Master Module 22.6 1-Wire Master Register Descriptions This section lists and describes the 1-Wire Master Module registers, in numerical order by address offset.
PAGE 1517
Tiva™ TM4C129XNCZAD Microcontroller Register 1: 1-Wire Control and Status (ONEWIRECS), offset 0x000 The 1-Wire Control and Status (ONEWIRECS) register contains the control and status bits for the 1-Wire bus, including active state and passive detection. The OP field is written to start an operation. If executing a write or a write/read, the Bn field of the 1-Wire Data Write (ONEWIREDATW) register must be written first before programming the OP field. 1-Wire Control and Status (ONEWIRECS) Base 0x400B.
PAGE 1518
1-Wire Master Module Bit/Field Name Type Reset 18:16 BSIZE RW 0 Description Last Byte Size This field indicates the bit-size of the last byte. These bits are sent and received least significant bit first. Value Description 15:11 reserved RO 0x00 10 STUCK RO 0 0x0 8 bits (1 byte) 0x1 1 bit 0x2 2 bits 0x3 3 bits 0x4 4 bits 0x5 5 bits 0x6 6 bits 0x7 7 bits Software should not rely on the value of a reserved bit.
PAGE 1519
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 7 SKATR RW 0 Description Skip Answer-to-Reset Enable Value Description 6 LSAM RW 0 0 No effect. 1 Transaction goes from reset to first byte transfer without an answer-to-reset (presence detect) after programmed rest period has passed. Late Sample Enable This bit is used for long distance lines or when the slave cannot pull low quickly. Value Description 5 ODRV RW 0 0 Late sample disabled.
PAGE 1520
1-Wire Master Module Bit/Field Name Type Reset 2:1 OP RW 0 Description Operation Request Note: If written with a non-zero value, this field requests data operations on the 1-Wire bus for number of bytes configured by the SZ field. This field does not clear until the operation completes. Value Description 0x0 No operation 0x1 Read 0x2 Write 0x3 Write/Read The operation starts immediately. If using write or write/read, the ONEWIREDATW register must be written first.
PAGE 1521
Tiva™ TM4C129XNCZAD Microcontroller Register 2: 1-Wire Timing Override (ONEWIRETIM), offset 0x004 The 1-Wire Timing Override (ONEWIRETIM) register allows for overriding of the timing rules for the 1-Wire interface. If a field is 0, the default is used (normal or overdrive). 1-Wire Timing Override (ONEWIRETIM) Base 0x400B.6000 Offset 0x004 Type RW, reset 0x0000.
PAGE 1522
1-Wire Master Module Register 3: 1-Wire Data Write (ONEWIREDATW), offset 0x008 The 1-Wire Data Write (ONEWIREDATW) and 1-Wire Data Read (ONEWIREDATR) registers are used to transmit or receive data. Data is processed LSB first, which means the lowest (and possibly only) byte is transferred first. Note that for normal processor use of writing and write/read, the ONEWIREDATW register must be written before the OP field of the ONEWIRECS register is programmed.
PAGE 1523
Tiva™ TM4C129XNCZAD Microcontroller Register 4: 1-Wire Data Read (ONEWIREDATR), offset 0x00C The 1-Wire Data Write (ONEWIREDATW) and 1-Wire Data Read (ONEWIREDATR) registers are used to transmit or receive data. Data is processed LSB first, which means the lowest (and possibly only) byte is transferred first. Note that for normal processor use of writing and write/read, the ONEWIREDATW register must be written before the OP field of the ONEWIRECS register is programmed.
PAGE 1524
1-Wire Master Module Register 5: 1-Wire Interrupt Mask (ONEWIREIM), offset 0x100 The 1-Wire Interrupt Mask (ONEWIREIM) register enables the interrupt triggers for the 1-Wire Module. 1-Wire Interrupt Mask (ONEWIREIM) Base 0x400B.6000 Offset 0x100 Type RW, reset 0x0000.
PAGE 1525
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1 OPC RW 0 Description Operation Complete Interrupt Mask If this bit is set to a 1, an interrupt is sent when a write, read, or write/read completes. If a read or read/write transfer has occurred then the read data is ready to be accessed when this bit is set in the ONEWIRERIS register. Value Description 0 RST RW 0 0 The operation complete interrupt is suppressed and not sent to the interrupt controller.
PAGE 1526
1-Wire Master Module Register 6: 1-Wire Raw Interrupt Status (ONEWIRERIS), offset 0x104 The 1-Wire Raw Interrupt Status (ONEWIRERIS) register contains the raw interrupt status. If any of these bits read 1, the processor is interrupted if the corresponding masked interrupt status bit is set. 1-Wire Raw Interrupt Status (ONEWIRERIS) Base 0x400B.6000 Offset 0x104 Type RO, reset 0x0000.
PAGE 1527
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1 OPC RO 0 Description Operation Complete Raw Interrupt Status This bit indicates when a read, write or read/write operation has completed. If a read or read/write transfer has occurred then the read data is ready to be accessed when this bit is set. Value Description 0 RST RO 0 0 No interrupt. 1 The last write, read, or write/read has completed and an interrupt is pending.
PAGE 1528
1-Wire Master Module Register 7: 1-Wire Masked Interrupt Status (ONEWIREMIS), offset 0x108 The 1-Wire Masked Interrupt Status (ONEWIREMIS) register indicates when an unmasked interrupt has occurred. 1-Wire Masked Interrupt Status (ONEWIREMIS) Base 0x400B.6000 Offset 0x108 Type RO, reset 0x0000.
PAGE 1529
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 RST RO 0 Description Reset Interrupt Mask Value Description 0 No Interrupt. 1 The unmasked reset interrupt is pending.
PAGE 1530
1-Wire Master Module Register 8: 1-Wire Interrupt Clear (ONEWIREICR), offset 0x10C The 1-Wire Interrupt Clear (ONEWIREICR) register is used to clear the ONEWIRERIS register (and by extension, the ONEWIREMIS register).When read, this register contains the same value as the ONEWIRERIS register. To clear current interrupts, read this register and write the results back. 1-Wire Interrupt Clear (ONEWIREICR) Base 0x400B.6000 Offset 0x10C Type RW1C, reset 0x0000.
PAGE 1531
Tiva™ TM4C129XNCZAD Microcontroller Register 9: 1-Wire µDMA Control (ONEWIREDMA), offset 0x120 The 1-Wire DMA Control (ONEWIREDMA) register is used to configure the µDMA operation for 1-Wire. This mechanism supports both µDMA write operations, µDMA read operations, small write/read operations, and scatter-gather support of mixed operations. Note: This register is cleared when the dma_done signal to the 1-Wire module is asserted by the µDMA and the DMA bit in the ONEWIRERIS register is set.
PAGE 1532
1-Wire Master Module Bit/Field Name Type Reset 0 RST RW 0 Description µDMA Reset Value Description 0 No effect. 1 A reset is issued and no reads and writes should be started until reset is done. Setting this bit sets the RST bit in the ONEWIRECS register. This bit is self-clearing upon reset completion.
PAGE 1533
Tiva™ TM4C129XNCZAD Microcontroller Register 10: 1-Wire Peripheral Properties (ONEWIREPP), offset 0xFC0 The 1-Wire Peripheral Properties (ONEWIREPP) register contains peripheral properties for the 1-Wire module. 1-Wire Peripheral Properties (ONEWIREPP) Base 0x400B.6000 Offset 0xFC0 Type RO, reset 0x0000.
PAGE 1534
Controller Area Network (CAN) Module 23 Controller Area Network (CAN) Module Controller Area Network (CAN) is a multicast, shared serial bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically-noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, it is also used in many embedded control applications (such as industrial and medical).
PAGE 1535
Tiva™ TM4C129XNCZAD Microcontroller 23.1 Block Diagram Figure 23-1.
PAGE 1536
Controller Area Network (CAN) Module Table 23-1. Controller Area Network Signals (212BGA) Pin Name 23.3 Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description CAN0Rx V3 W10 PA0 (7) PT0 (7) I TTL CAN module 0 receive. CAN0Tx W3 V10 PA1 (7) PT1 (7) O TTL CAN module 0 transmit. CAN1Rx A16 E18 PB0 (7) PT2 (7) I TTL CAN module 1 receive. CAN1Tx B16 F17 PB1 (7) PT3 (7) O TTL CAN module 1 transmit.
PAGE 1537
Tiva™ TM4C129XNCZAD Microcontroller The protocol controller transfers and receives the serial data from the CAN bus and passes the data on to the message handler. The message handler then loads this information into the appropriate message object based on the current filtering and identifiers in the message object memory. The message handler is also responsible for generating interrupts based on events on the CAN bus.
PAGE 1538
Controller Area Network (CAN) Module queue transactions. Generally, one interface is used to transmit data and one is used to receive data. Once the CAN module is initialized and the INIT bit in the CANCTL register is cleared, the CAN module synchronizes itself to the CAN bus and starts the message transfer.
PAGE 1539
Tiva™ TM4C129XNCZAD Microcontroller re-transmitted as soon as the CAN bus is free again. If, meanwhile, the transmission of a message with higher priority has been requested, the messages are transmitted in the order of their priority. 23.3.4 Configuring a Transmit Message Object The following steps illustrate how to configure a transmit message object. 1.
PAGE 1540
Controller Area Network (CAN) Module ■ Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering ■ Optionally set the TXIE bit to enable the INTPND bit to be set after a successful transmission ■ Optionally set the RMTEN bit to enable the TXRQST bit to be set on the reception of a matching remote frame allowing automatic transmission ■ Set the EOB bit for a single message object ■ Configure the DLC[3:0] field to speci
PAGE 1541
Tiva™ TM4C129XNCZAD Microcontroller message object, starting with object 1, is compared with the incoming message to locate a matching message object in the message RAM. If a match occurs, the scanning is stopped and the message handler proceeds depending on whether it is a data frame or remote frame that was received. 23.3.7 Receiving a Data Frame The message handler stores the message from the CAN controller receive shift register into the matching message object in the message RAM.
PAGE 1542
Controller Area Network (CAN) Module 23.3.9 Receive/Transmit Priority The receive/transmit priority for the message objects is controlled by the message number. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the message objects are transmitted in order based on the message object with the lowest message number. This prioritization is separate from that of the message identifier which is enforced by the CAN bus.
PAGE 1543
Tiva™ TM4C129XNCZAD Microcontroller When the message handler stores a data frame in the message object, it stores the received Data Length Code and eight data bytes in the CANIFnDA1, CANIFnDA2, CANIFnDB1, and CANIFnDB2 register. Byte 0 of the CAN data frame is stored in DATA[7:0] in the CANIFnDA1 register. If the Data Length Code is less than 8, the remaining bytes of the message object are overwritten by unspecified values.
PAGE 1544
Controller Area Network (CAN) Module NEWDAT while EOB is clear, the message object is locked and cannot be written to by the message handler until the CPU has cleared the NEWDAT bit. Messages are stored into a FIFO buffer until the last message object of this FIFO buffer is reached.
PAGE 1545
Tiva™ TM4C129XNCZAD Microcontroller Figure 23-3. Message Objects in a FIFO Buffer START Message Interrupt Read Interrupt Pointer 0x0000 Case Interrupt Pointer else 0x8000 END Status Change Interrupt Handling MNUM = Interrupt Pointer Write MNUM to IFn Command Request (Read Message to IFn Registers, Reset NEWDAT = 0, Reset INTPND = 0 Read IFn Message Control Yes No NEWDAT = 1 Read Data from IFn Data A,B EOB = 1 Yes No MNUM = MNUM + 1 23.3.
PAGE 1546
Controller Area Network (CAN) Module priority. Among the message interrupts, the message object's interrupt with the lowest message number has the highest priority. A message interrupt is cleared by clearing the message object's INTPND bit in the CANIFnMCTL register or by reading the CAN Status (CANSTS) register. The status Interrupt is cleared by reading the CANSTS register. The interrupt identifier INTID in the CANINT register indicates the cause of the interrupt.
PAGE 1547
Tiva™ TM4C129XNCZAD Microcontroller 23.3.13.2 Loopback Mode Loopback mode is useful for self-test functions. In Loopback Mode, the CAN Controller internally routes the CANnTX signal on to the CANnRX signal and treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) into the message buffer. The CAN Controller is put in Loopback Mode by setting the LBACK bit in the CANTST register.
PAGE 1548
Controller Area Network (CAN) Module The last two functions, combined with the readable CAN receive pin CANnRX, can be used to check the physical layer of the CAN bus. The Transmit Control function is enabled by programming the TX[1:0] field in the CANTST register. The three test functions for the CANnTX signal interfere with all CAN protocol functions. TX[1:0] must be cleared when CAN message transfer or Loopback Mode, Silent Mode, or Basic Mode are selected. 23.3.
PAGE 1549
Tiva™ TM4C129XNCZAD Microcontroller Figure 23-4. CAN Bit Time Nominal CAN Bit Time a b TSEG1 Sync Prop TSEG2 Phase1 c 1 Time Quantum q) (tq Phase2 Sample Point a. TSEG1 = Prop + Phase1 b. TSEG2 = Phase2 c. Phase1 = Phase2 or Phase1 + 1 = Phase2 a Table 23-3. CAN Protocol Ranges Parameter Range Remark BRP [1 .. 64] Defines the length of the time quantum tq. The CANBRPE register can be used to extend the range to 1024.
PAGE 1550
Controller Area Network (CAN) Module unit of the bit time; the bit timing logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time. The processing of the bit time, the calculation of the position of the sample point, and occasional synchronizations are controlled by the CAN controller and are evaluated once per time quantum. The CAN controller translates messages to and from frames.
PAGE 1551
Tiva™ TM4C129XNCZAD Microcontroller − )df × fnom ≤ fosc + )df × fnom (1 −(1df × )fnom ≤ fosc ≤ (1≤ +(1df × )fnom (Phase _ seg 1, Phase _ seg 2) min (Phase _ seg 1, Phase _ seg 2) min df df ≤ ≤ 2 × (13 × tbit − Phase _ Seg 2) 2 × (13 × tbit − Phase _ Seg 2) × df × fnom df df maxmax = 2=× 2df × fnom where: ■ Phase1 and Phase2 are from Table 23-3 on page 1549 ■ tbit = Bit Time ■ dfmax = Maximum difference between two oscillators If more than one configuration is possible, that configuration allowing the high
PAGE 1552
Controller Area Network (CAN) Module tTSeg1 = tProp + tPhase1 tTSeg1 = (2 * tq) + (1 * tq) tTSeg1 = 3 * tq tTSeg2 = tPhase2 tTSeg2 = (Information Processing Time + 1) * tq tTSeg2 = 1 * tq \\Assumes IPT=0 tSJW = 1 * tq \\Least of 4, Phase1 and Phase2 In the above example, the bit field values for the CANBIT register are: = TSeg2 -1 TSEG2 = 1-1 =0 = TSeg1 -1 TSEG1 = 3-1 =2 = SJW -1 SJW = 1-1 =0 = Baud rate prescaler - 1 BRP = 5-1 =4 The final value programmed into the CANBIT register = 0x0204.
PAGE 1553
Tiva™ TM4C129XNCZAD Microcontroller tTSeg1 tTSeg1 tTSeg1 tTSeg2 tTSeg2 tTSeg2 = = = = = = tProp + tPhase1 (1 * tq) + (4 * tq) 5 * tq tPhase2 (Information Processing Time + 4) × tq 4 * tq \\Assumes IPT=0 tSJW = 4 * tq \\Least of 4, Phase1, and Phase2 = TSeg2 -1 TSEG2 = 4-1 =3 = TSeg1 -1 TSEG1 = 5-1 =4 = SJW -1 SJW = 4-1 =3 = Baud rate prescaler - 1 BRP = 50-1 =49 The final value programmed into the CANBIT register = 0x34F1. 23.4 Register Map Table 23-5 on page 1553 lists the registers.
PAGE 1554
Controller Area Network (CAN) Module Table 23-5. CAN Register Map (continued) Description See page 0x0000.0000 CAN IF1 Command Mask 1568 RW 0x0000.FFFF CAN IF1 Mask 1 1571 CANIF1MSK2 RW 0x0000.FFFF CAN IF1 Mask 2 1572 0x030 CANIF1ARB1 RW 0x0000.0000 CAN IF1 Arbitration 1 1574 0x034 CANIF1ARB2 RW 0x0000.0000 CAN IF1 Arbitration 2 1575 0x038 CANIF1MCTL RW 0x0000.0000 CAN IF1 Message Control 1577 0x03C CANIF1DA1 RW 0x0000.
PAGE 1555
Tiva™ TM4C129XNCZAD Microcontroller the Message RAM: CANIF1x and CANIF2x. The function of the two sets are identical and are used to queue transactions.
PAGE 1556
Controller Area Network (CAN) Module Register 1: CAN Control (CANCTL), offset 0x000 This control register initializes the module and enables test mode and interrupts. The bus-off recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or clearing INIT. If the device goes bus-off, it sets INIT, stopping all bus activities. Once INIT has been cleared by the CPU, the device then waits for 129 occurrences of Bus Idle (129 * 11 consecutive High bits) before resuming normal operations.
PAGE 1557
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 3 EIE RW 0 Error Interrupt Enable 2 1 0 SIE IE INIT RW RW RW 0 0 1 Description Value Description 0 No error status interrupt is generated.
PAGE 1558
Controller Area Network (CAN) Module Register 2: CAN Status (CANSTS), offset 0x004 Important: This register is read-sensitive. See the register description for details. The status register contains information for interrupt servicing such as Bus-Off, error count threshold, and error types. The LEC field holds the code that indicates the type of the last error to occur on the CAN bus. This field is cleared when a message has been transferred (reception or transmission) without error.
PAGE 1559
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 EPASS RO 0 4 RXOK RW 0 Description Error Passive Value Description 0 The CAN module is in the Error Active state, that is, the receive or transmit error count is less than or equal to 127. 1 The CAN module is in the Error Passive state, that is, the receive or transmit error count is greater than 127.
PAGE 1560
Controller Area Network (CAN) Module Bit/Field Name Type Reset 2:0 LEC RW 0x0 Description Last Error Code This is the type of the last error to occur on the CAN bus. Value Description 0x0 No Error 0x1 Stuff Error More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed. 0x2 Format Error A fixed format part of the received frame has the wrong format. 0x3 ACK Error The message transmitted was not acknowledged by another node.
PAGE 1561
Tiva™ TM4C129XNCZAD Microcontroller Register 3: CAN Error Counter (CANERR), offset 0x008 This register contains the error counter values, which can be used to analyze the cause of an error. CAN Error Counter (CANERR) CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x008 Type RO, reset 0x0000.
PAGE 1562
Controller Area Network (CAN) Module Register 4: CAN Bit Timing (CANBIT), offset 0x00C This register is used to program the bit width and bit quantum. Values are programmed to the system clock frequency. This register is write-enabled by setting the CCE and INIT bits in the CANCTL register. See “Bit Time and Bit Rate” on page 1548 for more information. CAN Bit Timing (CANBIT) CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x00C Type RW, reset 0x0000.
PAGE 1563
Tiva™ TM4C129XNCZAD Microcontroller Register 5: CAN Interrupt (CANINT), offset 0x010 This register indicates the source of the interrupt. If several interrupts are pending, the CAN Interrupt (CANINT) register points to the pending interrupt with the highest priority, disregarding the order in which the interrupts occurred. An interrupt remains pending until the CPU has cleared it. If the INTID field is not 0x0000 (the default) and the IE bit in the CANCTL register is set, the interrupt is active.
PAGE 1564
Controller Area Network (CAN) Module Register 6: CAN Test (CANTST), offset 0x014 This register is used for self-test and external pin access. It is write-enabled by setting the TEST bit in the CANCTL register. Different test functions may be combined, however, CAN transfers are affected if the TX bits in this register are not zero. CAN Test (CANTST) CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x014 Type RW, reset 0x0000.
PAGE 1565
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 LBACK RW 0 3 2 1:0 SILENT BASIC reserved RW RW RO 0 0 0x0 Description Loopback Mode Value Description 0 Loopback mode is disabled. 1 Loopback mode is enabled. In loopback mode, the data from the transmitter is routed into the receiver. Any data on the receive input is ignored. Silent Mode Value Description 0 Silent mode is disabled. 1 Silent mode is enabled.
PAGE 1566
Controller Area Network (CAN) Module Register 7: CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018 This register is used to further divide the bit time set with the BRP bit in the CANBIT register. It is write-enabled by setting the CCE bit in the CANCTL register. CAN Baud Rate Prescaler Extension (CANBRPE) CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x018 Type RW, reset 0x0000.
PAGE 1567
Tiva™ TM4C129XNCZAD Microcontroller Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020 Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080 A message transfer is started as soon as there is a write of the message object number to the MNUM field when the TXRQST bit in the CANIF1MCTL register is set. With this write operation, the BUSY bit is automatically set to indicate that a transfer between the CAN Interface Registers and the internal message RAM is in progress.
PAGE 1568
Controller Area Network (CAN) Module Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084 Reading the Command Mask registers provides status for various functions. Writing to the Command Mask registers specifies the transfer direction and selects which buffer registers are the source or target of the data transfer.
PAGE 1569
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 ARB RW 0 4 3 CONTROL CLRINTPND RW RW 0 0 Description Access Arbitration Bits Value Description 0 Arbitration bits unchanged. 1 Transfer ID + DIR + XTD + MSGVAL of the message object into the Interface registers. Access Control Bits Value Description 0 Control bits unchanged. 1 Transfer control bits from the CANIFnMCTL register into the Interface registers.
PAGE 1570
Controller Area Network (CAN) Module Bit/Field Name Type Reset 1 DATAA RW 0 Description Access Data Byte 0 to 3 The function of this bit depends on the configuration of the WRNRD bit. Value Description 0 Data bytes 0-3 are unchanged. 1 If WRNRD is clear, transfer data bytes 0-3 in CANIFnDA1 and CANIFnDA2 to the message object. If WRNRD is set, transfer data bytes 0-3 in message object to CANIFnDA1 and CANIFnDA2.
PAGE 1571
Tiva™ TM4C129XNCZAD Microcontroller Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028 Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088 The mask information provided in this register accompanies the data (CANIFnDAn), arbitration information (CANIFnARBn), and control information (CANIFnMCTL) to the message object in the message RAM. The mask is used with the ID bit in the CANIFnARBn register for acceptance filtering. Additional mask information is contained in the CANIFnMSK2 register.
PAGE 1572
Controller Area Network (CAN) Module Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C This register holds extended mask information that accompanies the CANIFnMSK1 register. CAN IFn Mask 2 (CANIFnMSK2) CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x02C Type RW, reset 0x0000.
PAGE 1573
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 12:0 MSK RW 0xFF Identifier Mask When using a 29-bit identifier, these bits are used for bits [28:16] of the ID. The MSK field in the CANIFnMSK1 register are used for bits [15:0] of the ID. When using an 11-bit identifier, MSK[12:2] are used for bits [10:0] of the ID. Value Description 0 The corresponding identifier field (ID) in the message object cannot inhibit the match in acceptance filtering.
PAGE 1574
Controller Area Network (CAN) Module Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090 These registers hold the identifiers for acceptance filtering. CAN IFn Arbitration 1 (CANIFnARB1) CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x030 Type RW, reset 0x0000.
PAGE 1575
Tiva™ TM4C129XNCZAD Microcontroller Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094 These registers hold information for acceptance filtering. CAN IFn Arbitration 2 (CANIFnARB2) CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x034 Type RW, reset 0x0000.
PAGE 1576
Controller Area Network (CAN) Module Bit/Field Name Type Reset 13 DIR RW 0 12:0 ID RW 0x000 Description Message Direction Value Description 0 Receive. When the TXRQST bit in the CANIFnMCTL register is set, a remote frame with the identifier of this message object is received. On reception of a data frame with matching identifier, that message is stored in this message object. 1 Transmit.
PAGE 1577
Tiva™ TM4C129XNCZAD Microcontroller Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098 This register holds the control information associated with the message object to be sent to the Message RAM. CAN IFn Message Control (CANIFnMCTL) CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x038 Type RW, reset 0x0000.
PAGE 1578
Controller Area Network (CAN) Module Bit/Field Name Type Reset 12 UMASK RW 0 11 10 9 8 TXIE RXIE RMTEN TXRQST RW RW RW RW 0 0 0 0 Description Use Acceptance Mask Value Description 0 Mask is ignored. 1 Use mask (MSK, MXTD, and MDIR bits in the CANIFnMSKn registers) for acceptance filtering. Transmit Interrupt Enable Value Description 0 The INTPND bit in the CANIFnMCTL register is unchanged after a successful transmission of a frame.
PAGE 1579
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 7 EOB RW 0 Description End of Buffer Value Description 0 Message object belongs to a FIFO Buffer and is not the last message object of that FIFO Buffer. 1 Single message object or last message object of a FIFO Buffer. This bit is used to concatenate two or more message objects (up to 32) to build a FIFO buffer. For a single message object (thus not belonging to a FIFO buffer), this bit must be set.
PAGE 1580
Controller Area Network (CAN) Module Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040 Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044 Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048 Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0 Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4 Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8 These registers contain the data t
PAGE 1581
Tiva™ TM4C129XNCZAD Microcontroller Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100 Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104 The CANTXRQ1 and CANTXRQ2 registers hold the TXRQST bits of the 32 message objects. By reading out these bits, the CPU can check which message object has a transmission request pending.
PAGE 1582
Controller Area Network (CAN) Module Register 32: CAN New Data 1 (CANNWDA1), offset 0x120 Register 33: CAN New Data 2 (CANNWDA2), offset 0x124 The CANNWDA1 and CANNWDA2 registers hold the NEWDAT bits of the 32 message objects. By reading these bits, the CPU can check which message object has its data portion updated.
PAGE 1583
Tiva™ TM4C129XNCZAD Microcontroller Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144 The CANMSG1INT and CANMSG2INT registers hold the INTPND bits of the 32 message objects. By reading these bits, the CPU can check which message object has an interrupt pending.
PAGE 1584
Controller Area Network (CAN) Module Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160 Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164 The CANMSG1VAL and CANMSG2VAL registers hold the MSGVAL bits of the 32 message objects. By reading these bits, the CPU can check which message object is valid. The message valid bit of a specific message object can be changed with the CANIFnARB2 register.
PAGE 1585
Tiva™ TM4C129XNCZAD Microcontroller 24 Ethernet Controller The Ethernet Controller has the following features: ■ Conforms to the IEEE 802.3 specification – 10BASE-T/100BASE-TX IEEE-802.3 compliant – Supports 10/100 Mbps data transmission rates – Supports full-duplex and half-duplex (CSMA/CD) operation – Supports flow control and back pressure – Full-featured and enhanced auto-negotiation – Supports IEEE 802.
PAGE 1586
Ethernet Controller – Round-robin or fixed priority arbitration between TX/RX – Descriptors support up to 8 kB transfer blocks size – Programmable interrupts for flexible system implementation ■ Physical media manipulation – MDI/MDI-X cross-over support – Register-programmable transmit amplitude – Automatic polarity correction and 10BASE-T signal reception ■ MII and RMII interface support 24.
PAGE 1587
Tiva™ TM4C129XNCZAD Microcontroller Table 24-1. Ethernet Signals (212BGA) Pin Name EN0COL Pin Number Pin Mux / Pin Assignment N18 PM7 (14) Pin Type I Buffer Type Description TTL Ethernet 0 Collision Detect. EN0CRS N19 PM6 (14) I TTL Ethernet 0 Carrier Sense. EN0INTRN U19 D6 PK4 (7) PP0 (7) I TTL Ethernet 0 Interrupt from the Ethernet PHY. EN0LED0 U6 U19 PF0 (5) PK4 (5) O TTL Ethernet 0 LED 0. EN0LED1 V7 V16 PF4 (5) PK6 (5) O TTL Ethernet 0 LED 1.
PAGE 1588
Ethernet Controller 24.3 Functional Description The Ethernet Controller is made up of the following sub-modules: ■ Clock Control ■ MII/RMII Interface Module ■ DMA Controller ■ Transmit/Receive Controller (TX/RX Controller) ■ Media Access Controller (MAC) ■ AHB Bus Interface ■ PHY Interface The following sections describe the features and functions of each sub-module. 24.3.1 Ethernet Clock Control Available clock sources are dependent on the interface chosen.
PAGE 1589
Tiva™ TM4C129XNCZAD Microcontroller Figure 24-2. Ethernet MAC and PHY Clock Structure Tiva Cortex-M4 Microcontroller Ethernet MAC Internal PHY TX EN0TXOP EN0TXON EN0RXIP Gated SYSCLK PTPCEN MAC Control / Status Registers EMACCC RX EN0INTRN EN0RXIN RBIAS EN0MDC EN0LED0 EN0MDIO EN0LED1 PTP_REFCLK EN0LED2 MOSC 25 MHz 24.3.1.2 MII Interface Four clock inputs are driven into the Ethernet MAC when the MII configuration is enabled.
PAGE 1590
Ethernet Controller Figure 24-3. MII Clock Structure Tiva Cortex-M4 Microcontroller Ethernet MAC Gated SYSCLK PTPCEN MAC Control / Status Registers EMACCC EN0TXCK EN0TXEN EN0TXD0 EN0TXD1 EN0TXD2 EN0TXD3 EN0TXER External PHY TX+ TX- RX+ EN0RXCK EN0RXDV EN0RXD0 EN0RXD1 EN0RXD2 EN0RXD3 EN0RXER RX- Typically 25MHz Crystal EN0INTRN EN0MDC EN0MDIO PTP_REFCLK EN0CRS EN0COL MOSC 24.3.1.
PAGE 1591
Tiva™ TM4C129XNCZAD Microcontroller Figure 24-4. RMII Clock Structure Tiva Cortex-M4 Microcontroller Ethernet MAC External PHY TX+ EN0TXEN EN0TXD0 EN0TXD1 TX- RX+ Gated SYSCLK PTPCEN MAC Control / Status Registers EN0RXDV RX- EN0RXD0 EN0RXD1 Clock Source Needed EMACCC EN0INTRN EN0MDC EN0MDIO PTP_REFCLK MOSC 24.3.
PAGE 1592
Ethernet Controller Table 24-2.
PAGE 1593
Tiva™ TM4C129XNCZAD Microcontroller The DMA writes data frames received by the MAC to the receive buffer in system memory and transfers data frames for transmission from system memory to the MAC. Descriptors that reside in the system memory act as pointers to these buffers. There are two descriptor lists: one for reception and one for transmission.
PAGE 1594
Ethernet Controller equal to the size of the configured PBL in the EMACDMABUSMOD register. Thus, all subsequent transfers start at an address that is aligned to the configured PBL. The DMA can only align the address for burst transfers up to size 16 because only bursts of 16 are supported. 24.3.3.2 Data Buffer Alignment The transmit and receive data buffers do not have any restrictions on the start address alignment.
PAGE 1595
Tiva™ TM4C129XNCZAD Microcontroller 24.3.3.4 DMA Arbiter The arbiter inside the DMA module performs the arbitration between the Transmit and Receive channel accesses. The DMA can be configured to arbitrate in a round-robin or fixed-priority configuration. When the DA bit of the EMACDMABUSMOD register is clear, the DMA arbiter allocates the data bus in the ratio set by the PR bit field of the EMACDMABUSMOD register when both the TX and RX DMA request access at the same time.
PAGE 1596
Ethernet Controller bit resides in TDES[31] for normal descriptors and TDES0[30] for alternate descriptors. The DMA engine then returns to Step 3. 10. In the suspend state, the DMA tries to reacquire the descriptor (and thereby return to Step 3) when it receives a transmit poll demand in the Ethernet MAC Transmit Poll Demand (EMACTXPOLLD) register, offset 0xC04, and the Underflow Interrupt Status (UNF) bit is cleared in the EMACDMARIS register.
PAGE 1597
Tiva™ TM4C129XNCZAD Microcontroller Figure 24-5.
PAGE 1598
Ethernet Controller TX DMA OSF Mode Operation While in the RUN state, the transmit process can simultaneously acquire two frames without closing the Status descriptor of the first if the OSF bit of the EMACDMAOPMODE register is set. As the transmit process finishes transferring the first frame, it immediately polls the transmit descriptor list for the second frame. If the second frame is valid, the transmit process transfers this frame before writing the first frame's status information.
PAGE 1599
Tiva™ TM4C129XNCZAD Microcontroller Figure 24-6.
PAGE 1600
Ethernet Controller Frames must be delimited by the First Segment Descriptor and the Last Segment Descriptor, respectively. For normal descriptors, the First Descriptor bit is located at TDES1[29] and the Last Descriptor is located at TDES1[30]. For Enhanced descriptor format, the First Segment Descriptor bit is located in TDES0[28] and the Last Segment Descriptor bit is located in TDES0[29]. As transmission starts, the First Descriptor must have TDES1[29]/TDES0[28] set.
PAGE 1601
Tiva™ TM4C129XNCZAD Microcontroller descriptors. If the fetched descriptor is not free (is owned by the CPU), the DMA enters the Suspend state and jumps to Step 9. 3. The DMA decodes the receive data buffer address from the acquired descriptors. 4. Incoming frames are processed and placed in the acquired descriptor's data buffers. 5. When the buffer is full or the frame transfer is complete, the RX DMA engine fetches the next descriptor. 6.
PAGE 1602
Ethernet Controller Figure 24-7.
PAGE 1603
Tiva™ TM4C129XNCZAD Microcontroller ■ The SR bit of the EMACDMAOPMODE register has been set immediately after being placed in the RUN state. ■ The data buffer or current descriptor is full before the frame ends for the current transfer. ■ The controller has completed frame reception, but the current receive descriptor is not yet closed. ■ The receive process has been suspended because of a host-owned buffer (RDES0[31]=0) and a new frame is received. ■ A receive poll demand has been issued.
PAGE 1604
Ethernet Controller ■ Normal Interrupts: – Transmit Interrupt (TI, bit 0): Indicates that frame transmission is complete. – Transmit Buffer Unavailable (TU, bit 2): Indicates the CPU owns the next descriptor in the transmit list and the DMA cannot acquire it. – Receive Interrupt (RI, bit 6): Indicates the frame reception is complete.
PAGE 1605
Tiva™ TM4C129XNCZAD Microcontroller if the corresponding RI bit is enabled in the EMACDMAIM register. This counter gets disabled before it runs out if a frame is transferred to memory and the RI bit is set because it is enabled for that descriptor. 24.3.3.
PAGE 1606
Ethernet Controller Table 24-3. Transmit Descriptor 0 (TDES0) (continued) Bit 17 Description TSS:TX Timestamp This status bit indicates that a timestamp has been captured for the corresponding transmit frame. When this bit is set, TDES2 and TDES3 have timestamp values that were captured for the transmit frame. This field is valid only when the Last Segment control bit (TDES1[30]) in a descriptor is set.
PAGE 1607
Tiva™ TM4C129XNCZAD Microcontroller Table 24-3. Transmit Descriptor 0 (TDES0) (continued) Bit 8 Description Excessive Collision When set, this bit indicates that the transmission was aborted after 16 successive collisions while attempting to transmit the current frame. If the Disable Retry (DR) bit in EMACCFG register is set, this bit is set after the first collision and the transmission of the frame is aborted.
PAGE 1608
Ethernet Controller Table 24-4. Transmit Descriptor 1 (TDES1) (continued) Bit Description 28:27 CIC: Checksum Insertion Control These bits control the insertion of checksums in Ethernet frames that encapsulate TCP, UDP, or ICMP over IPv4 or IPv6: ■ 0x0: Do nothing . Checksum Engine bypassed. ■ 0x1: Insert IPv4 header checksum. Use this value to insert IPv4 header checksum when the frame encapsulates an IPv4 datagram. ■ 0x2: Insert TCP/UDP/ICMP checksum.
PAGE 1609
Tiva™ TM4C129XNCZAD Microcontroller TDES3 contains the address pointer either to the second buffer of the descriptor or the next descriptor. Table 24-6. Transmit Descriptor 3 (TDES3) Bit Description 31:0 Buffer 2 Address Pointer (Next Descriptor Address) Indicates the physical address of Buffer 2 when a descriptor ring structure is used. If the Second Address Chained (TDES1[24]) bit is set, this address contains the pointer to the physical memory where the Next Descriptor is present.
PAGE 1610
Ethernet Controller Table 24-7. Receive Descriptor 0 (RDES0) (continued) Bit 14 Description DE: Descriptor Error When set, this bit indicates a frame truncation caused by a frame that does not fit within the current descriptor buffers, and that the DMA does not own the Next Descriptor. The frame is truncated. This field is valid only when the Last Descriptor (RDES0[8]) is set. 13 SAF: Source Address Filter Fail When set, this bit indicates that the SA field of frame failed the SA Filter in the MAC.
PAGE 1611
Tiva™ TM4C129XNCZAD Microcontroller Table 24-7. Receive Descriptor 0 (RDES0) (continued) Bit Description 0 RX MAC Address or Payload Checksum Error When set, this bit indicates that the Ethernet MAC Address n (EMACADDRXH/L) registers value matched the frame's DA field. When reset, this bit indicates that the Ethernet MAC Address 0 H/L (EMACADDR0H/L) register value matched the DA field. This bit is invalid when Bit 30 is set.
PAGE 1612
Ethernet Controller Table 24-9. Receive Descriptor 1 (RDES1) (continued) Bit Description 21:11 RBS2: Receive Buffer 2 Size These bits indicate the Second Data Buffer in bytes. This field is not valid if RDES1[24] is set. 10:0 RBS1: Receive Buffer 1 Size These bits indicate the First Data Buffer byte size. If this field is 0, the DMA ignores this buffer and uses Buffer 2 or next descriptor depending on the value of RCH (Bit 24).
PAGE 1613
Tiva™ TM4C129XNCZAD Microcontroller Table 24-13. Transmit Descriptor 3 (TDES3) with 1588-2005 Timestamping Enabled Bit Description 31:0 TTSH: Transmit Frame Timestamp High This field is updated by DMA with the most significant 32 bits of the timestamp captured for the corresponding transmit frame. This field has the timestamp only if the Last Segment control bit (LS) in the descriptor is set.
PAGE 1614
Ethernet Controller Figure 24-9.
PAGE 1615
Tiva™ TM4C129XNCZAD Microcontroller Table 24-16. Enhanced Transmit Descriptor 0 (TDES0) (continued) Bit 27 Description DC: Disable CRC When this bit is set, the MAC does not append a cyclic redundancy check (CRC) to the end of the transmitted frame. This is valid only when the first segment (TDES0[28]) is set. 26 DP: Disable Pad When set, the MAC does not automatically add padding to a frame shorter than 64 bytes.
PAGE 1616
Ethernet Controller Table 24-16. Enhanced Transmit Descriptor 0 (TDES0) (continued) Bit 16 Description IHE: IP Header Error When set, this bit indicates that the Checksum Offload engine detected an IP header error. This bit is valid only when TX Checksum Offload is enabled. Otherwise, it is reserved. If the Checksum Offload Engine detects an IP header error, it still inserts an IPv4 header checksum if the Ethernet Type field indicates an IPv4 payload.
PAGE 1617
Tiva™ TM4C129XNCZAD Microcontroller Table 24-16. Enhanced Transmit Descriptor 0 (TDES0) (continued) Bit Description 2 ED: Excessive Deferral When set, this bit indicates that the transmission has ended because of excessive deferral of over 24,288 bit times (155,680 bits times when Jumbo Frame is enabled). This bit is dependent on the Deferral Check (DC) bit being enabled in the EMACCFG register.
PAGE 1618
Ethernet Controller Table 24-19. Enhanced Transmit Descriptor 3 (TDES3) Bit 31:0 Description Buffer 2 Address Pointer (Next Descriptor Address) Indicates the physical address of Buffer 2 when a descriptor ring structure is used. If the Second Address Chained (TDES0[20]) bit is set, this address contains the pointer to the physical memory where the Next Descriptor is present. The buffer address pointer must be aligned to the bus width only when TDES0[20] is set. Note that the buffers are stored in SRAM.
PAGE 1619
Tiva™ TM4C129XNCZAD Microcontroller Figure 24-10.
PAGE 1620
Ethernet Controller Table 24-22. Enhanced Receive Descriptor 0 (RDES0) (continued) Bit 15 Description ES: Error Summary Indicates the logical OR of the following bits: ■ RDES0[14]: Descriptor Error ■ RDES0[11]: Overflow Error ■ RDES0[7]: Giant Frame ■ RDES0[6]: Late Collision ■ RDES0[4]: Watchdog Timeout ■ RDES0[3]: Receive Error ■ RDES0[1]: CRC Error ■ RDES[4:3]: IP Header or Payload Error This field is valid only when the Last Descriptor (RDES0[8]) is set.
PAGE 1621
Tiva™ TM4C129XNCZAD Microcontroller Table 24-22. Enhanced Receive Descriptor 0 (RDES0) (continued) Bit 5 Description FT: Frame Type When set, this bit indicates that the Receive Frame is an Ethernet-type frame (the LT field is greater than or equal to 1,536). When this bit is reset, it indicates that the received frame is an IEEE 802.3 frame. This bit is not valid for Runt frames less than 14 bytes.
PAGE 1622
Ethernet Controller Table 24-24. Enhanced Receive Descriptor 2 (RDES2) Bit 31:0 Description Buffer 1 Address Pointer These bits indicate the physical address of Buffer 1. The DMA uses the configured value for its address generation when the RDES2 value is used to store the start of frame. The DMA performs a write operation with the RDES2[1:0] bits as 0 during the transfer of the start of frame but the frame data is shifted as per the actual Buffer address pointer.
PAGE 1623
Tiva™ TM4C129XNCZAD Microcontroller Table 24-26.
PAGE 1624
Ethernet Controller Table 24-26. Enhanced Received Descriptor 4 (RDES4) (continued) Bit 2:0 Description IP Payload Type These bits indicate the type of payload encapsulated in the IP datagram processed by the Receive Checksum Offload Engine (COE). The COE sets this field to 0x0 if it does not process the IP datagram's payload due to an IP header error or fragmented IP packet.
PAGE 1625
Tiva™ TM4C129XNCZAD Microcontroller Data can be transmitted to the MAC in threshold mode or store-and-forward mode. If the TTC field is configured in the Ethernet MAC DMA Operation Mode (EMACDMAOPMODE) register at offset 0xC18 and the TSF bit in the same register is 0x0, then the TX Controller is operating in threshold mode.
PAGE 1626
Ethernet Controller After more than 96 bytes are transferred to the MAC, the FIFO controller clears space in the FIFO and makes it available to the DMA to transfer more data. Retransmission is not possible after this threshold is crossed or when the MAC indicates a late collision event. When a frame transmission is aborted because of underflow and a collision event follows, which initiates a retry, then the retry has higher priority than the abort.
PAGE 1627
Tiva™ TM4C129XNCZAD Microcontroller 3. Data can be sent to the TX/RX Controller in cut-through mode or store-and-forward mode. When the RTC bit field of the EMACDMAOPMODE register is set to 0x0 and cut-through mode is enabled (RSF=0), the TX/RX Controller indicates availability to transfer to the DMA when 64 bytes are in the RX FIFO or a full packet of data has been received into the RX FIFO.
PAGE 1628
Ethernet Controller 24.3.5.3 MAC Flow Control Flow control mechanisms can be enabled for both the TX and RX FIFO datapath, depending on the configurations in the Ethernet MAC Flow Control (EMACFLOWCTL) register at offset 0x018 and the DUPM bit configuration in the Ethernet MAC Configuration (EMACCFG) register at offset 0x000. Table 24-29. TX MAC Flow Control TFE bit in EMACFLOWCTL DUPM bit in EMACCFG Description 0 X The MAC transmitter does not perform the flow control or backpressure operation.
PAGE 1629
Tiva™ TM4C129XNCZAD Microcontroller The transmit engine controls the operation of Ethernet frame transmission.
PAGE 1630
Ethernet Controller The calculated CRC is valid on the next clock after the data is received. 24.3.6.3 MAC Receive Module A receive operation is initiated when the MAC detects start-of-frame data (SFD). The MAC strips the preamble and SFD before proceeding to process the frame. The header fields are checked for the filtering and the FCS field is used to verify the CRC for the frame. The received frame is stored in a buffer until the address filtering is performed.
PAGE 1631
Tiva™ TM4C129XNCZAD Microcontroller not to receive any bad frames like runt, CRC error frames, etc.) After receiving the destination or source address bytes, the MAC Receive Frame Controller checks the filter-fail sign for an address match. On detecting a filter-fail, the frame is dropped and not transferred to the application. Note: 24.3.7 When the PMT module is configured for power-down mode, all received frames are dropped and not forwarded to the application.
PAGE 1632
Ethernet Controller 1. The master broadcasts the PTP Sync messages to all its nodes. The Sync message contains the master's reference time information. The time at which this message leaves the master's system is t1. This time is captured at the MII interface. 2. The slave receives the Sync message and also captures the exact time, t2, using its timing reference. 3. The master sends a Follow_Up message to the slave, which contains t1 information for later use. 4.
PAGE 1633
Tiva™ TM4C129XNCZAD Microcontroller Figure 24-12. System Time Update Using Fine Correction Method EMACTIMADD EMACTIMSTCTRL.
PAGE 1634
Ethernet Controller calculate the drift in frequency based on the Sync messages and update the EMACTIMADD register, at offset 0x718, accordingly. If the master to slave delay is initially assumed to be the same for consecutive Sync messages, then the following steps can be used to calculate a new TSAR value. The following algorithm calculates the precise mater to slave delay value to allow for re-synchronization with the master using the new value: 1.
PAGE 1635
Tiva™ TM4C129XNCZAD Microcontroller 24.3.7.3 Receive Timestamping The MAC captures the timestamp of all received frames. The MAC does not process the received frames to identify the PTP frames in default timestamping mode (when Advanced Timestamp is disabled). The MAC gives the timestamp and the corresponding status to the TX/RX Controller along with the EOF data.
PAGE 1636
Ethernet Controller ■ Identifies the PTP message type, version, and PTP payload in frames sent directly over Ethernet and sends the status. ■ Provides an option to measure sub-second time in digital or binary format. Peer-to-Peer Transparent Clock Message Support The IEEE 1588-2008 version supports Peer-to-Peer PTP (Pdelay) message in addition to SYNC, Delay Request, Follow-up, and Delay Response messages.
PAGE 1637
Tiva™ TM4C129XNCZAD Microcontroller ■ The timestamps t2 and t3 in the Pdelay_Resp and Pdelay_Resp_Follow_Up messages respectively. 4. Port-1 generates a timestamp, t4, on receiving the Pdelay_Resp message. 5. Port-1 uses all four timestamps to compute the mean link delay. Advanced Timestamp Supported Clock Types The Advance Timestamp Module supports an ordinary clock as defined by the IEEE 1588-2008 standard. The characteristics of this clock is as follows: ■ Sending and receiving of PTP messages.
PAGE 1638
Ethernet Controller ■ Digital rollover mode: In digital rollover mode, the maximum value in the nanoseconds field is 0x3B9A_C9FF, that is, (10e9-1) nanoseconds. ■ Binary rollover mode: In binary rollover mode, the nanoseconds field rolls over and increments the seconds field after value 0x7FFF_FFFF. Accuracy is ~0.466 ns per bit. Digital or binary rollover mode can be selected by programming the DGTLBIN bit of the EMACTIMSTCTRL register.
PAGE 1639
Tiva™ TM4C129XNCZAD Microcontroller program the width and interval to values 1 and 2, respectively. Note that the PPS0WIDTH and PPS0INT value must be programmed as one less than the required interval. Before giving the command to trigger a pulse or pulse train on the EN0PPS output, the interval and width of the PPS signal output should be programmed or updated.
PAGE 1640
Ethernet Controller Tag (EMACVLANTG) register, offset 0x01C. In addition, matching of S-VLAN tagged frames along with the default C-VLAN tagged frames can be enabled by setting the ESVL bit of the EMACVLANTG register. The VLAN frame status bit (Bit 10 of RDES0) indicates the VLAN tag match status for the matched frames. Note: The Source or Destination Address filter has precedence over the VLAN tag filters.
PAGE 1641
Tiva™ TM4C129XNCZAD Microcontroller ■ VLAN Insertion, Replacement or Deletion ■ CRC Replacement 24.3.9.1 Source Address Insertion or Replacement Software can use the SA insertion or replacement feature to instruct the MAC to do the following for transmit frames: ■ Insert the content of the MAC Address Registers in the SA field. ■ Replace the content of the SA field with the content of the MAC Address Registers.
PAGE 1642
Ethernet Controller 24.3.9.3 CRC Replacement The software can use the CRC replacement feature to instruct the MAC to replace the FCS field in the transmit frame with the CRC computed by the MAC. This feature works on a per-frame basis. The CRC replacement control field in the Transmit Descriptor Word 0 (TDES0) can be programmed to enable this for a frame. This feature is valid only when the Disable CRC control (Bit 27 of TDES0) is enabled.
PAGE 1643
Tiva™ TM4C129XNCZAD Microcontroller ■ For IPv4 datagrams: – The received Ethernet type is 0x0800, but the IP header's Version field is not equal to 0x4. – The IPv4 Header Length field indicates a value less than 0x5 (20 bytes). – The total frame length is less than the value given in the IPv4 Header Length field. ■ For IPv6 datagrams: – The Ethernet type is 0x86dd but the IP header Version field is not equal to 0x6.
PAGE 1644
Ethernet Controller 24.3.12.1 Remote Wake-Up The Remote Wake-Up register bank is made up of eight 32-bit registers. It is loaded by writing the Ethernet MAC Remote Wake-Up Frame Filter (EMACRWUFF) register eight times. To load values in the EMACRWUFF register, the entire register must be written. The first write is assigned to register 0 of the bank, then register 1 and so on. The Ethernet MAC Remote Wake-Up Frame Filter (EMACRWUFF) register is read the same way.
PAGE 1645
Tiva™ TM4C129XNCZAD Microcontroller allowed offset is 12, which refers to the 13th byte of the frame. The offset value 0 refers to the first byte of the frame. Filter n CRC-16 The Filter n CRC-16 register contains the CRC_16 value calculated from the pattern and the byte mask programmed to the wake-up filter register block. 24.3.12.
PAGE 1646
Ethernet Controller 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 …CRC The magic packet detection is updated in the EMACPMTCTLSTAT register for the received magic packet. If the PMT interrupt is enabled in the Ethernet MAC Interrupt Mask (EMACIM) register, a PMT interrupt is asserted and the EMACPMTCTLSTAT register can be read to determine whether a magic packet frame has been received. 24.3.12.
PAGE 1647
Tiva™ TM4C129XNCZAD Microcontroller 24.3.14 Reduced Media Independent Interface (RMII) The Reduced Media Independent Interface (RMII) specification reduces the pin count between Ethernet PHYs and Ethernet MACs. According to the IEEE 802.3u standard, an MII contains 16 pins for data and control. In devices incorporating multiple MAC or PHY interfaces such as switches, the number of pins adds significant cost with increase in port count.
PAGE 1648
Ethernet Controller 1. Write to the Ethernet MAC DMA Bus Mode (EMACDMABUSMOD) register to set Host bus parameters. 2. Write to the Ethernet MAC DMA Interrupt Mask Register (EMACDMAIM) register to mask unnecessary interrupt causes. 3. Create the transmit and receive descriptor lists and then write to the Ethernet MAC Receive Descriptor List Address (EMACRXDLADDR) register and the Ethernet MAC Transmit Descriptor List Address (EMACTXDLADDR) register providing the DMA with the starting address of each list.
PAGE 1649
Tiva™ TM4C129XNCZAD Microcontroller ■ IEEE 802.3u PCS, 100Base-TX Transceivers ■ Integrated ANSI X3.263 Compliant TP-PMD Physical Sublayer with Adaptive Equalization and Baseline Wander Compensation ■ Three programmable LEDs that support detection of Link OK, 10/100Mbs activity, TX/RX transfers, collisions and full duplex mode 24.5.1 Integrated PHY Block Diagram The following figure shows the internal PHY integration.
PAGE 1650
Ethernet Controller Table 24-33. Forced Mode Configurations ANEN value ANMODE Forced Mode 0 0x0 10Base-T, Half-Duplex 0 0x1 10Base-T, Full-Duplex 0 0x2 100Base-TX, Half-Duplex 0 0x3 100Base-TX, Full-Duplex Table 24-34. Advertised Mode Configurations 24.5.2.
PAGE 1651
Tiva™ TM4C129XNCZAD Microcontroller ■ Collision (0x4) ■ 100-BASE TX speed (0x5) ■ 10-Base TX speed (0x6) ■ Full Duplex (0x7) ■ Link OK/Blink on TX/RX Activity (0x8) At reset, LED0 is initialized to display Link OK and LED1 and LED 2 are initialized to the RX/TX activity encoding. The blink rate of the LEDs can be set by programming the BLINKRATE bit field of the Ethernet PHY LED Control - MR24 (EPHYLEDCR) register, address 0x018 24.5.2.5 PHY Address The integrated PHY's address is 0x00.
PAGE 1652
Ethernet Controller ■ EPHYREGCTL[15:14] = 0x1: A read/write to EPHYADDAR operates on the register within the extended register set selected (pointed to) by the value in the address register. The address register contents (pointer) remain unchanged. ■ EPHYREGCTL[15:14] = 0x2: A read/write to EPHYADDAR operates on the register within the extended register set selected (pointed to) by the value in the address register.
PAGE 1653
Tiva™ TM4C129XNCZAD Microcontroller ■ MII: Address of the PHY register to be written. In this case, it should be the address of the EPHYREGCTL register, 0xD. ■ CR: Clock Reference for the MDIO interface. ■ MIIW: Write Initiation. This bit is set to 1 to indicate that a write operation is to be executed. ■ MIIB: MII Busy. This bit is set to 1 to indicate that the MII is now busy with a write operation. The EMAC clears this bit when the write has been transmitted. 4.
PAGE 1654
Ethernet Controller 10. Check the MIIB bit in the EMACMIIADDR register to identify if the MII interface is busy. When the MIIB bit is 0, the MII interface is available to write to the PHY registers. 11. The EMACMIIDATA register should be programmed with the data to be written to the EPHYADDAR register which is transferred to the previously selected extended PHY register. 12. Initiate write by writing the EMACMIIADDR register fields: ■ PLA: Physical Layer Address of the PHY.
PAGE 1655
Tiva™ TM4C129XNCZAD Microcontroller ■ PLA: Physical Layer Address of the PHY. The integrated PHY's address is 0x0. The values 0x1 to 0x1F are available for external PHYs. ■ MII: Register address of PHY register to be written. ■ CR: Clock Reference for the MDIO interface. ■ MIIW: Write/Read Initiation. This bit is programmed to a 0 to indicate that a read operation is to be executed. ■ MIIB: MII Busy. This bit is set to 1 to indicate that the MII is now busy with a read operation.
PAGE 1656
Ethernet Controller recommended. The Pulse HX1188 transformer has been tested and is known to successfully interface to the Ethernet PHY. 24.5.3.2 Note: If the PHY is not to be used, then the EN0RXIN/EN0TX0N EN0RXIP/EN0TX0P pair should be left unconnected and the RBIAS pin should be unconnected as well. Note: When entering hibernation in VDD3ON mode, the supply rails to the Ethernet resistors R1, R2, R3, R4 found in Figure 24-16 on page 1655 must be switched off.
PAGE 1657
Tiva™ TM4C129XNCZAD Microcontroller The MAC module and registers are enabled and powered at reset. When reset has completed, the application should enable the clock to the Ethernet MAC by setting the R0 bit in the Ethernet Controller Run Mode Clock Gating Control (RCGCEMAC) register at System Control Module offset 0x69C. To enable the PHY with its default interface configuration as defined by the Ethernet MAC Peripheral Configuration Register (EMACPC) register, do the following: 1.
PAGE 1658
Ethernet Controller Table 24-36. Ethernet Register Map Offset Name Type Reset Description See page Ethernet MAC (Ethernet Offset) 0x000 EMACCFG RW 0x0000.8000 Ethernet MAC Configuration 1662 0x004 EMACFRAMEFLTR RW 0x0000.0000 Ethernet MAC Frame Filter 1669 0x008 EMACHASHTBLH RW 0x0000.0000 Ethernet MAC Hash Table High 1673 0x00C EMACHASHTBLL RW 0x0000.0000 Ethernet MAC Hash Table Low 1674 0x010 EMACMIIADDR RW 0x0000.
PAGE 1659
Tiva™ TM4C129XNCZAD Microcontroller Table 24-36. Ethernet Register Map (continued) Description See page 0x0000.0000 Ethernet MAC Transmit Frame Count for Frames Transmitted after Multiple Collisions 1717 RO 0x0000.0000 Ethernet MAC Transmit Octet Count Good 1718 EMACRXCNTGB RO 0x0000.0000 Ethernet MAC Receive Frame Count for Good and Bad Frames 1719 0x194 EMACRXCNTCRCERR RO 0x0000.0000 Ethernet MAC Receive Frame Count for CRC Error Frames 1720 0x198 EMACRXCNTALGNERR RO 0x0000.
PAGE 1660
Ethernet Controller Table 24-36. Ethernet Register Map (continued) Description See page 0x0000.0000 Ethernet MAC DMA Interrupt Mask Register 1766 RO 0x0000.0000 Ethernet MAC Missed Frame and Buffer Overflow Counter 1769 RW 0x0000.0000 Ethernet MAC Receive Interrupt Watchdog Timer 1770 EMACHOSTXDESC R 0x0000.0000 Ethernet MAC Current Host Transmit Descriptor 1771 0xC4C EMACHOSRXDESC RO 0x0000.0000 Ethernet MAC Current Host Receive Descriptor 1772 0xC50 EMACHOSTXBA R 0x0000.
PAGE 1661
Tiva™ TM4C129XNCZAD Microcontroller Table 24-36. Ethernet Register Map (continued) Offset Name Type Reset Description See page - EPHYMISR2 RW 0x0000 Ethernet PHY MII Interrupt Status 2 - MR19 1819 - EPHYFCSCR RO 0x0000 Ethernet PHY False Carrier Sense Counter - MR20 1822 - EPHYRXERCNT RO 0x0000.
PAGE 1662
Ethernet Controller Register 1: Ethernet MAC Configuration (EMACCFG), offset 0x000 The EMACCFG register establishes receive and transmit operating modes. Note that the TWOKPEN bit is only applicable when the JFEN bit is 0. Ethernet MAC Configuration (EMACCFG) Base 0x400E.C000 Offset 0x000 Type RW, reset 0x0000.
PAGE 1663
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 27 TWOKPEN RW 0x0 Description IEEE 802.3as Support for 2K Packets When set, the MAC considers all frames, up to 2,000 bytes in length, as normal packets. This bit is only valid when the JFEN bit is set to 0. When JFEN is set, configuring TWOKPEN has no effect on Giant Frame status. Value Description 0 If the JFEN bit is clear, the MAC considers all received frames larger than 1,518 bytes (1,522 byes tagged) as Giant Frames.
PAGE 1664
Ethernet Controller Bit/Field Name Type Reset Description 21 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 20 JFEN RW 0x0 Jumbo Frame Enable When this bit is set, the MAC allows jumbo frames of 9,018 bytes (9,022 bytes for VLAN tagged frames) without reporting a giant frame error in the receive frame status.
PAGE 1665
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 13 DRO RW 0 Description Disable Receive Own When this bit is set, the MAC disables the reception of frames while transmitting in half-duplex mode. When this bit is clear, the MAC receives all packets that are given by the PHY while transmitting. Value Description 0 All packets are received by MAC. 1 Disable reception of frames. Note: 12 LOOPBM RW 0 This bit is not applicable if the MAC is operating in full-duplex mode.
PAGE 1666
Ethernet Controller Bit/Field Name Type Reset 9 DR RW 0x0 Description Disable Retry When this bit is set, the MAC attempts only one transmission. When a collision occurs on the MII interface, the MAC ignores the current frame transmission and reports a frame abort with excessive collision error in the transmit frame status. When this bit is cleared, the MAC attempts retries based on the settings of the BL field (Bits [6:5]). Note: This bit is only applicable in half-duplex mode.
PAGE 1667
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 DC RW 0x0 Description Deferral Check When this bit is set, the deferral check function is enabled in the MAC. When the transmit state machine is deferred for more than 24,288 bit times, the MAC issues a Frame Abort status, and sets the excessive deferral error bit (EXDEFF) in the MAC MMC Transmit Interrupt (EMACMMCTXRIS) Register. If the Jumbo frame mode (JFEN) is enabled, the threshold for deferral is 155,680 bits times.
PAGE 1668
Ethernet Controller Bit/Field Name Type Reset 1:0 PRELEN RW 0x0 Description Preamble Length for Transmit Frames These bits control the number of preamble bytes that are added to the beginning of every Transmit frame. The preamble reduction occurs only when the MAC is operating in the full-duplex mode.
PAGE 1669
Tiva™ TM4C129XNCZAD Microcontroller Register 2: Ethernet MAC Frame Filter (EMACFRAMEFLTR), offset 0x004 The MAC Frame Filter register contains the filter controls for receiving frames. Some of the controls from this register go to the address check block of the MAC, which performs the first level of address filtering. The second level of filtering is performed on the incoming frame, based on other controls such as Pass Bad Frames and Pass Control Frames.
PAGE 1670
Ethernet Controller Bit/Field Name Type Reset 10 HPF RW 0 Description Hash or Perfect Filter When this bit is set, it configures the address filter to pass a frame if it matches either the perfect filtering or the hash filtering as set by the HMC or HUC bits in this register. When this bit is clear and the HUC or HMC bit is set, the frame is passed only if it matches the Hash filter.
PAGE 1671
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 7:6 PCF RW 0x0 Description Pass Control Frames These bits control the forwarding of all control frames (including unicast and multicast PAUSE frames). Value Description 0x00 The MAC filters all control frames from reaching application. 0x1 MAC forwards all control frames except PAUSE control frames to application even if they fail the address filter.
PAGE 1672
Ethernet Controller Bit/Field Name Type Reset 3 DAIF RW 0 Description Destination Address (DA) Inverse Filtering When this bit is set, the Address Check block operates in inverse filtering mode for the DA address comparison for both unicast and multicast frames. Value Description 2 HMC RW 0 0 Normal filtering of frames is performed. 1 Inverse filtering mode is enabled for DA. Hash Multicast Value Description 0 MAC performs a perfect destination address (DA) filtering for multicast frames.
PAGE 1673
Tiva™ TM4C129XNCZAD Microcontroller Register 3: Ethernet MAC Hash Table High (EMACHASHTBLH), offset 0x008 The 64-bit Hash table is used for group address filtering. For hash filtering, the contents of the Destination Address (DA) in the incoming frame is passed through the CRC logic, and the upper 6 bits of the CRC register are used to index the contents of the Hash table.
PAGE 1674
Ethernet Controller Register 4: Ethernet MAC Hash Table Low (EMACHASHTBLL), offset 0x00C The MAC Hash Table Low (EMACHASHTBLL) register contains the lower 32 bits of the hash table. Ethernet MAC Hash Table Low (EMACHASHTBLL) Base 0x400E.C000 Offset 0x00C Type RW, reset 0x0000.
PAGE 1675
Tiva™ TM4C129XNCZAD Microcontroller Register 5: Ethernet MAC MII Address (EMACMIIADDR), offset 0x010 The Ethernet MAC MII address (EMACMIIADDR) register controls the management cycles to the PHY through the management interface. Ethernet MAC MII Address (EMACMIIADDR) Base 0x400E.C000 Offset 0x010 Type RW, reset 0x0000.
PAGE 1676
Ethernet Controller Bit/Field Name Type Reset 1 MIIW RW 0x0 Description MII Write Value Description 0 MIIB RW 0x0 0 Read operation is active and read data is placed in the MII Data register (EMACMIIDATA). 1 PHY is notified that this is a write operation using the MII Data Register (EMACMIIDATA). MII Busy Indicates whether the MII is busy with a read or write access. This bit should read logic 0 before writing to the EMACMIIADDR register or the EMACMIIDATA register.
PAGE 1677
Tiva™ TM4C129XNCZAD Microcontroller Register 6: Ethernet MAC MII Data Register (EMACMIIDATA), offset 0x014 The Ethernet MAC MII Data (EMACMIIDATA) register holds data that is written to and read from the PHY register located at the address specified by the PLA and MII bit fields of the Ethernet MAC MII Address (EMACMIIADDR) register. Ethernet MAC MII Data Register (EMACMIIDATA) Base 0x400E.C000 Offset 0x014 Type RW, reset 0x0000.
PAGE 1678
Ethernet Controller Register 7: Ethernet MAC Flow Control (EMACFLOWCTL), offset 0x018 The Ethernet MAC Flow Control (EMACFLOWCTL) register controls the generation and reception of the control (pause command) frames by the MAC's Flow control module. A write to a register with the FCBBPA (bit 0) set to 1 triggers the Flow Control block to generate a pause control frame. The fields of the control frame are selected as specified in the 802.
PAGE 1679
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5:4 PLT RW 0x0 Description Pause Low Threshold This field configures the threshold of the PAUSE timer at which the input flow control signal is checked for automatic retransmission of PAUSE Frame. The threshold values should be always less than the Pause Time (PT) configured in Bits[31:16]. For example, if PT = 0x0100 (256 slot-times), and PLT = 0x1, then a second PAUSE frame is automatically transmitted.
PAGE 1680
Ethernet Controller Bit/Field Name Type Reset 0 FCBBPA RW 0 Description Flow Control Busy or Back-pressure Activate In the full-duplex mode, this bit should be read as 0x0 before writing to the Flow Control register. To initiate a Pause control frame, the Application must set this bit to 0x1. During a transfer of the Control Frame, this bit continues to be set to signify that a frame transmission is in progress.
PAGE 1681
Tiva™ TM4C129XNCZAD Microcontroller Register 8: Ethernet MAC VLAN Tag (EMACVLANTG), offset 0x01C The Ethernet MAC VLAN Tag (MACVLANTG) register contains the IEEE 802.1Q VLAN Tag to identify the VLAN frames. The MAC compares the 13th and 14th bytes of the receiving frame (Length/Type) with the value 0x8100, and the following two bytes are compared with the VLAN tag. If a match occurs, the MAC sets the received VLAN bit in the receive frame status.
PAGE 1682
Ethernet Controller Bit/Field Name Type Reset 17 VTIM RW 0 Description VLAN Tag Inverse Match Enable Value Description 16 ETV RW 0 0 VLAN perfect matching is enabled. The frames with matched VLAN tag are marked as matched. 1 VLAN tag inverse matching is enabled. The frames that do not have matching VLAN tag are marked as matched.
PAGE 1683
Tiva™ TM4C129XNCZAD Microcontroller Register 9: Ethernet MAC Status (EMACSTATUS), offset 0x024 The Ethernet MAC Status (EMACSTATUS) register gives the status of all main modules of the transmit and receive data-paths and the FIFOs. An all-zero status indicates that the MAC is in idle state (and FIFOs are empty) and no activity is going on in the data-paths. Ethernet MAC Status (EMACSTATUS) Base 0x400E.C000 Offset 0x024 Type RO, reset 0x0000.
PAGE 1684
Ethernet Controller Bit/Field Name Type Reset 21:20 TRC RO 0x0 Description TX/RX Controller's TX FIFO Read Controller Status This field indicates the state of the TX FIFO read controller: Value Description 19 TXPAUSED RO 0 0x0 IDLE state 0x1 READ state (transferring data to MAC transmitter) 0x2 Waiting for TX Status from MAC transmitter 0x3 Writing the received TX Status or flushing the TX FIFO MAC Transmitter PAUSE Value Description 18:17 TFC RO 0x0 0 MAC transmitter is not in P
PAGE 1685
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 9:8 RXF RO 0x0 Description TX/RX Controller RX FIFO Fill-level Status This field gives the status of the fill-level of the RX FIFO. The FIFO threshold is programmed by the TCC field in the Ethernet MAC DMA Operation Mode (EMACDMAOPMODE) register.
PAGE 1686
Ethernet Controller Register 10: Ethernet MAC Remote Wake-Up Frame Filter (EMACRWUFF), offset 0x028 This is the address through which the application writes or reads the remote wake-up frame filter registers. Note that to load values in the Ethernet MAC Wake-up Frame Filter (EMACRWUFF) register, the entire register must be written. The Ethernet MAC Remote Wake-Up Frame Filter (EMACRWUFF) register is a pointer to eight wake-up frame filter registers.
PAGE 1687
Tiva™ TM4C129XNCZAD Microcontroller Register 11: Ethernet MAC PMT Control and Status Register (EMACPMTCTLSTAT), offset 0x02C The Ethernet MAC PMT Control and Status (EMACPMTCTLSTAT) programs and monitors wake-up events. Ethernet MAC PMT Control and Status Register (EMACPMTCTLSTAT) Base 0x400E.C000 Offset 0x02C Type RW, reset 0x0000.
PAGE 1688
Ethernet Controller Bit/Field Name Type Reset 6 WUPRX RO 0x0 Description Wake-Up Frame Received Value Description 0 No effect. 1 The power management event is generated because of the reception of a wake-up frame. This bit is cleared whenever the register is read. 5 MGKPRX RO 0 Magic Packet Received Value Description 0 No effect. 1 The power management event is generated because of the reception of a magic packet. This bit is cleared whenever the register is read.
PAGE 1689
Tiva™ TM4C129XNCZAD Microcontroller Register 12: Ethernet MAC Raw Interrupt Status (EMACRIS), offset 0x038 The Ethernet MAC Raw Interrupt Status (EMACRIS) register identifies the events in the MAC that can generate interrupt. Ethernet MAC Raw Interrupt Status (EMACRIS) Base 0x400E.C000 Offset 0x038 Type RO, reset 0x0000.
PAGE 1690
Ethernet Controller Bit/Field Name Type Reset 6 MMCTX RO 0 Description MMC Transmit Interrupt Status This bit is cleared when all of the bits in the MAC MMC Transmit Interrupt (EMACMMCTXRIS) register are clear. Value Description 5 MMCRX RO 0 0 No interrupts exist in the MAC MMC Transmit Interrupt (EMACMMCTXRIS) register. 1 Indicates an interrupt has been generated in the MAC MMC Transmit Interrupt (EMACMMCTXRIS) register.
PAGE 1691
Tiva™ TM4C129XNCZAD Microcontroller Register 13: Ethernet MAC Interrupt Mask (EMACIM), offset 0x03C The Ethernet MAC Interrupt Mask (EMACIM) Register bits enables the application to mask the interrupt signal caused by the corresponding event in the Ethernet MAC Raw Interrupt Status (EMACRIS) Register. Ethernet MAC Interrupt Mask (EMACIM) Base 0x400E.C000 Offset 0x03C Type RW, reset 0x0000.
PAGE 1692
Ethernet Controller Register 14: Ethernet MAC Address 0 High (EMACADDR0H), offset 0x040 The Ethernet MAC Address 0 High (EMACADDR0H) register holds the upper 16 bits of the first 6-byte MAC address of the station. The first (Destination Address) DA byte that is received on the MII interface corresponds to the least significant byte (Bits [7:0]) of the MAC Address 0 Low Register (EMACADDR0L) register.
PAGE 1693
Tiva™ TM4C129XNCZAD Microcontroller Register 15: Ethernet MAC Address 0 Low Register (EMACADDR0L), offset 0x044 The MAC Address 0 Low Register (EMACADDR0L) register holds the lower 32 bits of the first 6-byte MAC address of the station. Ethernet MAC Address 0 Low Register (EMACADDR0L) Base 0x400E.C000 Offset 0x044 Type RW, reset 0xFFFF.
PAGE 1694
Ethernet Controller Register 16: Ethernet MAC Address 1 High (EMACADDR1H), offset 0x048 The MAC Address 1 High (EMACADDR1H) register holds the upper 16 bits of the second 6-byte MAC address of the station. Ethernet MAC Address 1 High (EMACADDR1H) Base 0x400E.C000 Offset 0x048 Type RW, reset 0x0000.
PAGE 1695
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 23:16 reserved RO 0x0 15:0 ADDRHI RW 0xFFFF Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. MAC Address1 [47:32] This field contains the upper 16 bits (47:32) of the second 6-byte MAC address.
PAGE 1696
Ethernet Controller Register 17: Ethernet MAC Address 1 Low (EMACADDR1L), offset 0x04C The MAC Address 1 Low (EMACADDR1L) register holds the lower 32 bits of the second 6-byte MAC address of the station. Ethernet MAC Address 1 Low (EMACADDR1L) Base 0x400E.C000 Offset 0x04C Type RW, reset 0xFFFF.
PAGE 1697
Tiva™ TM4C129XNCZAD Microcontroller Register 18: Ethernet MAC Address 2 High (EMACADDR2H), offset 0x050 The MAC Address 2 High (EMACADDR2H) register holds the upper 16 bits of the third 6-byte MAC address of the station. Ethernet MAC Address 2 High (EMACADDR2H) Base 0x400E.C000 Offset 0x050 Type RW, reset 0x0000.
PAGE 1698
Ethernet Controller Bit/Field Name Type Reset 23:16 reserved RO 0x0 15:0 ADDRHI RW 0xFFFF Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. MAC Address2 [47:32] This field contains the upper 16 bits [47:32] of the third 6-byte MAC address.
PAGE 1699
Tiva™ TM4C129XNCZAD Microcontroller Register 19: Ethernet MAC Address 2 Low (EMACADDR2L), offset 0x054 The MAC Address2 Low register holds the lower 32 bits of the third 6-byte MAC address of the station. Ethernet MAC Address 2 Low (EMACADDR2L) Base 0x400E.C000 Offset 0x054 Type RW, reset 0xFFFF.
PAGE 1700
Ethernet Controller Register 20: Ethernet MAC Address 3 High (EMACADDR3H), offset 0x058 The Ethernet MAC Address 3 High (EMACADDR3H) register holds the upper 16 bits of the fourth 6-byte MAC address of the station. Ethernet MAC Address 3 High (EMACADDR3H) Base 0x400E.C000 Offset 0x058 Type RW, reset 0x0000.
PAGE 1701
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 23:16 reserved RO 0x0 15:0 ADDRHI RW 0xFFFF Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. MAC Address3 [47:32] This field contains the upper 16 bits [47:32] of the fourth 6-byte MAC address.
PAGE 1702
Ethernet Controller Register 21: Ethernet MAC Address 3 Low (EMACADDR3L), offset 0x05C The Ethernet MAC Address 3 Low (EMACADDR3L) register holds the lower 32 bits of the fourth 6-byte MAC address of the station. Ethernet MAC Address 3 Low (EMACADDR3L) Base 0x400E.C000 Offset 0x05C Type RW, reset 0xFFFF.
PAGE 1703
Tiva™ TM4C129XNCZAD Microcontroller Register 22: Ethernet MAC Watchdog Timeout (EMACWDOGTO), offset 0x0DC This register controls the watchdog counter for received frames. Ethernet MAC Watchdog Timeout (EMACWDOGTO) Base 0x400E.C000 Offset 0x0DC Type RW, reset 0x0000.
PAGE 1704
Ethernet Controller Register 23: Ethernet MAC MMC Control (EMACMMCCTRL), offset 0x100 The MMC Control register establishes the operating mode of the management counters. Note: The CNTRST bit has higher priority than the CNTPRST. Therefore, when the software tries to set both bits in the same write cycle, all counters are cleared and the CNTPRST is not set. Ethernet MAC MMC Control (EMACMMCCTRL) Base 0x400E.C000 Offset 0x100 Type RW, reset 0x0000.
PAGE 1705
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 CNTPRSTLVL RW 0 Description Full/Half Preset Level Value Value Description 0 If CNTPRST is set, all MMC counters get preset to almost-half value. All octet counters get preset to 0x7FFF.F800 (half value - 2 KB) and all frame-counters get preset to 0x7FFF.FFF0 (half value - 16). 1 If CNTPRST is set, all MMC counters get preset to almost-full value. All octet counters get preset to 0xFFFF.
PAGE 1706
Ethernet Controller Bit/Field Name Type Reset 1 CNTSTPRO RW 0 Description Counters Stop Rollover Value Description 0 CNTRST RW 0x0 0 No effect. 1 After reaching maximum value, the MMC counters do not roll over to zero. Counters Reset Value Description 0 No effect 1 All MMC counters are reset. This bit is cleared automatically after one clock cycle.
PAGE 1707
Tiva™ TM4C129XNCZAD Microcontroller Register 24: Ethernet MAC MMC Receive Raw Interrupt Status (EMACMMCRXRIS), offset 0x104 The MAC MMC Receive Interrupt (EMACMMCRXRIS) register maintains the interrupts that are generated when the following happens: ■ Receive statistic counters reach half of their maximum values (0x8000.0000 for 32-bit counter and 0x8000 for 16-bit counter). ■ Receive statistic counters cross their maximum values (0xFFFF.FFFF for 32-bit counter and 0xFFFF for 16-bit counter).
PAGE 1708
Ethernet Controller Bit/Field Name Type Reset 6 ALGNERR RO 0x0 Description MMC Receive Alignment Error Frame Counter Interrupt Status Value Description 5 CRCERR RO 0x0 0 The Ethernet MAC Receive Frame Count for Alignment Error Frames (EMACRXCNTALGNERR) register has not reached half of the maximum value or the maximum value. 1 The Ethernet MAC Receive Frame Count for Alignment Error Frames (EMACRXCNTALGNERR) register has reached half of the maximum value or the maximum value.
PAGE 1709
Tiva™ TM4C129XNCZAD Microcontroller Register 25: Ethernet MAC MMC Transmit Raw Interrupt Status (EMACMMCTXRIS), offset 0x108 The MAC MMC Transmit Interrupt (EMACMMCTXRIS) register maintains the interrupts generated when transmit statistic counters reach half of their maximum values (0x8000_0000 for 32-bit counter and 0x8000 for 16-bit counter), and the maximum values (0xFFFF_FFFF for 32-bit counter and 0xFFFF for 16-bit counter).
PAGE 1710
Ethernet Controller Bit/Field Name Type Reset 15 MCOLLGF RO 0x0 Description MMC Transmit Multiple Collision Good Frame Counter Interrupt Status Value Description 14 SCOLLGF RO 0x0 0 The Ethernet MAC Transmit Frame Count for Frames Transmitted after Multiple Collisions (EMACTXCNTMCOL) register has not reached half of the maximum value or the maximum value.
PAGE 1711
Tiva™ TM4C129XNCZAD Microcontroller Register 26: Ethernet MAC MMC Receive Interrupt Mask (EMACMMCRXIM), offset 0x10C The MAC MMC Receive Interrupt Mask (EMACMMCRXIM) register maintains the masks for the interrupts generated when the receive statistic counters reach half of their maximum value, or maximum value. This register is 32-bits wide. Ethernet MAC MMC Receive Interrupt Mask (EMACMMCRXIM) Base 0x400E.C000 Offset 0x10C Type RW, reset 0x0000.
PAGE 1712
Ethernet Controller Bit/Field Name Type Reset 4:1 reserved RO 0 0 GBF RW 0x0 Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. MMC Receive Good Bad Frame Counter Interrupt Mask Value Description 0 An interrupt is sent to the interrupt controller when the GBF bit in the EMACMMCRXRIS register is set.
PAGE 1713
Tiva™ TM4C129XNCZAD Microcontroller Register 27: Ethernet MAC MMC Transmit Interrupt Mask (EMACMMCTXIM), offset 0x110 The MAC MMC Transmit Interrupt Mask (EMACMMCTXIM) register maintains the masks for the interrupts generated when the transmit statistic counters reach half of their maximum value or maximum value. This register is 32-bits wide. Ethernet MAC MMC Transmit Interrupt Mask (EMACMMCTXIM) Base 0x400E.C000 Offset 0x110 Type RW, reset 0x0000.
PAGE 1714
Ethernet Controller Bit/Field Name Type Reset 13:2 reserved RO 0 1 GBF RW 0x0 Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. MMC Transmit Good Bad Frame Counter Interrupt Mask Value Description 0 reserved RO 0 0 An interrupt is sent to the interrupt controller when the GBF bit in the EMACMMCTXRIS register is set.
PAGE 1715
Tiva™ TM4C129XNCZAD Microcontroller Register 28: Ethernet MAC Transmit Frame Count for Good and Bad Frames (EMACTXCNTGB), offset 0x118 The MAC Transmit Frame Count for Good and Bad Frames (EMACTXCNTGB) register maintains the number of good and bad frames transmitted, exclusive of retried frames. Note: This counter is reset to all zeros by setting the CNTRST bit in the Ethernet MAC MMC Control (EMACMMCCTRL), offset 0x100. Ethernet MAC Transmit Frame Count for Good and Bad Frames (EMACTXCNTGB) Base 0x400E.
PAGE 1716
Ethernet Controller Register 29: Ethernet MAC Transmit Frame Count for Frames Transmitted after Single Collision (EMACTXCNTSCOL), offset 0x14C This register maintains the number of successfully transmitted frames after a single collision in the half-duplex mode. Note: This counter is reset to all zeros by setting the CNTRST bit in the Ethernet MAC MMC Control (EMACMMCCTRL), offset 0x100. Ethernet MAC Transmit Frame Count for Frames Transmitted after Single Collision (EMACTXCNTSCOL) Base 0x400E.
PAGE 1717
Tiva™ TM4C129XNCZAD Microcontroller Register 30: Ethernet MAC Transmit Frame Count for Frames Transmitted after Multiple Collisions (EMACTXCNTMCOL), offset 0x150 This register maintains the number of successfully transmitted frames after multiple collisions in the half-duplex mode. Note: This counter is reset to all zeros by setting the CNTRST bit in the Ethernet MAC MMC Control (EMACMMCCTRL), offset 0x100.
PAGE 1718
Ethernet Controller Register 31: Ethernet MAC Transmit Octet Count Good (EMACTXOCTCNTG), offset 0x164 This register maintains the number of bytes transmitted, exclusive of preamble, only in good frames. Note: This counter is reset to all zeros by setting the CNTRST bit in the Ethernet MAC MMC Control (EMACMMCCTRL), offset 0x100. Ethernet MAC Transmit Octet Count Good (EMACTXOCTCNTG) Base 0x400E.C000 Offset 0x164 Type RO, reset 0x0000.
PAGE 1719
Tiva™ TM4C129XNCZAD Microcontroller Register 32: Ethernet MAC Receive Frame Count for Good and Bad Frames (EMACRXCNTGB), offset 0x180 This register maintains the number of received good and bad frames. Note: This counter is reset to all zeros by setting the CNTRST bit in the Ethernet MAC MMC Control (EMACMMCCTRL), offset 0x100. Ethernet MAC Receive Frame Count for Good and Bad Frames (EMACRXCNTGB) Base 0x400E.C000 Offset 0x180 Type RO, reset 0x0000.
PAGE 1720
Ethernet Controller Register 33: Ethernet MAC Receive Frame Count for CRC Error Frames (EMACRXCNTCRCERR), offset 0x194 This register maintains the number of frames received with CRC error. Note: This counter is reset to all zeros by setting the CNTRST bit in the Ethernet MAC MMC Control (EMACMMCCTRL), offset 0x100. Ethernet MAC Receive Frame Count for CRC Error Frames (EMACRXCNTCRCERR) Base 0x400E.C000 Offset 0x194 Type RO, reset 0x0000.
PAGE 1721
Tiva™ TM4C129XNCZAD Microcontroller Register 34: Ethernet MAC Receive Frame Count for Alignment Error Frames (EMACRXCNTALGNERR), offset 0x198 This register maintains the number of frames received with alignment (dribble) error. Note: This counter is reset to all zeros by setting the CNTRST bit in the Ethernet MAC MMC Control (EMACMMCCTRL), offset 0x100. Ethernet MAC Receive Frame Count for Alignment Error Frames (EMACRXCNTALGNERR) Base 0x400E.C000 Offset 0x198 Type RO, reset 0x0000.
PAGE 1722
Ethernet Controller Register 35: Ethernet MAC Receive Frame Count for Good Unicast Frames (EMACRXCNTGUNI), offset 0x1C4 This register maintains the number of received good unicast frames. Note: This counter is reset to all zeros by setting the CNTRST bit in the Ethernet MAC MMC Control (EMACMMCCTRL), offset 0x100. Ethernet MAC Receive Frame Count for Good Unicast Frames (EMACRXCNTGUNI) Base 0x400E.C000 Offset 0x1C4 Type RO, reset 0x0000.
PAGE 1723
Tiva™ TM4C129XNCZAD Microcontroller Register 36: Ethernet MAC VLAN Tag Inclusion or Replacement (EMACVLNINCREP), offset 0x584 The MAC VLAN Tag Inclusion or Replacement (EMACVLNINCREP) register contains the VLAN tag for insertion or replacement in the transmit frames. Ethernet MAC VLAN Tag Inclusion or Replacement (EMACVLNINCREP) Base 0x400E.C000 Offset 0x584 Type RW, reset 0x0000.
PAGE 1724
Ethernet Controller Bit/Field Name Type Reset 17:16 VLC RW 0x0 Description VLAN Tag Control in Transmit Frames Value Description 0x0 No VLAN tag deletion, insertion, or replacement 0x1 VLAN tag deletion The MAC removes the VLAN type (bytes 13 and 14) and VLAN tag (bytes 15 and 16) of all transmitted frames with VLAN tags. 0x2 VLAN tag insertion The MAC inserts VLT in bytes 15 and 16 of the frame after inserting the Type value (0x8100/0x88a8) in bytes 13 and 14.
PAGE 1725
Tiva™ TM4C129XNCZAD Microcontroller Register 37: Ethernet MAC VLAN Hash Table (EMACVLANHASH), offset 0x588 The 16-bit hash table is used for group address filtering based on VLAN tag when the VTHM bit of the EMACVLANTG register is set.
PAGE 1726
Ethernet Controller Register 38: Ethernet MAC Timestamp Control (EMACTIMSTCTRL), offset 0x700 This register controls the operation of the system time generator and the processing of Precision Time Protocol (PTP) packets for time-stamping in the receiver. Ethernet MAC Timestamp Control (EMACTIMSTCTRL) Base 0x400E.C000 Offset 0x700 Type RW, reset 0x0000.
PAGE 1727
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 13 PTPIPV4 RW 0x1 Description Enable Processing of PTP Frames Sent over IPv4-UDP Value Description 12 PTPIPV6 RW 0x0 0 The MAC ignores PTP transported over UDP-IPv4 packets. This bit is set by default. 1 The MAC receiver processes PTP packets encapsulated in UDP over IPv4 packets. Enable Processing of PTP Frames Sent Over IPv6-UDP Value Description 11 PTPETH RW 0x0 0 The MAC ignores PTP transported over UDP-IPv6 packets.
PAGE 1728
Ethernet Controller Bit/Field Name Type Reset Description 7:6 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 5 ADDREGUP RW 0x0 Addend Register Update Value Description 4 INTTRIG RW 0x0 0 No effect. 1 When set, the content of the Timestamp Addend register is updated in the PTP block for fine correction.
PAGE 1729
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1 TSFCUPDT RW 0x0 Description Timestamp Fine or Coarse Update Value Description 0 TSEN RW 0x0 0x0 Indicates the system timestamp update should be done using the coarse method. 0x1 Indicates that the system times update should be done using the fine update method. Timestamp Enable The EMACTIMSEC and the EMACTIMNANO registers must be initialized after enabling this mode.
PAGE 1730
Ethernet Controller Register 39: Ethernet MAC Sub-Second Increment (EMACSUBSECINC), offset 0x704 In the Coarse Update mode (enabled by the TSCFUPDT bit in the MAC Timestamp Control (EMACTIMSTCTRL) register), the value in the EMACSUBSECINC register is added to the system time every clock cycle of slave clock reference, MOSC. In the Fine Update mode, the value in this register is added to the system time whenever the Accumulator gets an overflow. Ethernet MAC Sub-Second Increment (EMACSUBSECINC) Base 0x400E.
PAGE 1731
Tiva™ TM4C129XNCZAD Microcontroller Register 40: Ethernet MAC System Time - Seconds (EMACTIMSEC), offset 0x708 The MAC System Time - Seconds (EMACTIMSEC) register, along with the MAC System Time Nanoseconds (EMACTIMNANO) register, indicates the current value of the system time maintained by the MAC. Though it is updated on a continuous basis, there is some delay from the actual time because of clock domain transfer latencies. Ethernet MAC System Time - Seconds (EMACTIMSEC) Base 0x400E.
PAGE 1732
Ethernet Controller Register 41: Ethernet MAC System Time - Nanoseconds (EMACTIMNANO), offset 0x70C The value in this field has the sub-second representation of time, with an accuracy of 0.46 ns. When DGTLBIN in the EMACTIMSTCTRL register is set, each bit represents 1 ns and the maximum value is 0x3B9A.C9FF, after which it rolls-over to zero. Ethernet MAC System Time - Nanoseconds (EMACTIMNANO) Base 0x400E.C000 Offset 0x70C Type RO, reset 0x0000.
PAGE 1733
Tiva™ TM4C129XNCZAD Microcontroller Register 42: Ethernet MAC System Time - Seconds Update (EMACTIMSECU), offset 0x710 The MAC System Time - Seconds Update (EMACTIMSECU) register, along with the MAC System Time - Nanoseconds Update (EMACTIMNANOU) register, initializes or updates the system time maintained by the MAC. Both of these register must be written before setting the TSINIT or TSUPDT bits in the EMACTIMSTCTRL register. Ethernet MAC System Time - Seconds Update (EMACTIMSECU) Base 0x400E.
PAGE 1734
Ethernet Controller Register 43: Ethernet MAC System Time - Nanoseconds Update (EMACTIMNANOU), offset 0x714 This register along with the EMACTIMSECU register initializes or updates the system time maintained by the MAC. Both of these register must be written before setting the TSINIT or TSUPDT bits in the EMACTIMSTCTRL register. Ethernet MAC System Time - Nanoseconds Update (EMACTIMNANOU) Base 0x400E.C000 Offset 0x714 Type RW, reset 0x0000.
PAGE 1735
Tiva™ TM4C129XNCZAD Microcontroller Register 44: Ethernet MAC Timestamp Addend (EMACTIMADD), offset 0x718 This register value is used only when the system time is configured for Fine Update mode (TSCFUPDT bit is set in the EMACTIMSTCTRL register). This register content is added to a 32-bit accumulator every slave clock cycle (MOSC source) and the system time is updated whenever the accumulator overflows. Ethernet MAC Timestamp Addend (EMACTIMADD) Base 0x400E.C000 Offset 0x718 Type RW, reset 0x0000.
PAGE 1736
Ethernet Controller Register 45: Ethernet MAC Target Time Seconds (EMACTARGSEC), offset 0x71C The MAC Target Time Seconds (EMACTARGSEC) register, along with the MAC Target Time Nanoseconds (EMACTARGNANO) register, is used to schedule an interrupt event. Ethernet MAC Target Time Seconds (EMACTARGSEC) Base 0x400E.C000 Offset 0x71C Type RW, reset 0x0000.
PAGE 1737
Tiva™ TM4C129XNCZAD Microcontroller Register 46: Ethernet MAC Target Time Nanoseconds (EMACTARGNANO), offset 0x720 The MAC Target Time Seconds (EMACTARGSEC) register, along with the MAC Target Time Nanoseconds (EMACTARGNANO) register, is used to schedule an interrupt event. Ethernet MAC Target Time Nanoseconds (EMACTARGNANO) Base 0x400E.C000 Offset 0x720 Type RW, reset 0x0000.
PAGE 1738
Ethernet Controller Register 47: Ethernet MAC System Time-Higher Word Seconds (EMACHWORDSEC), offset 0x724 This register is used to support the most significant 16-bits of the timestamp seconds value. Ethernet MAC System Time-Higher Word Seconds (EMACHWORDSEC) Base 0x400E.C000 Offset 0x724 Type RW, reset 0x0000.
PAGE 1739
Tiva™ TM4C129XNCZAD Microcontroller Register 48: Ethernet MAC Timestamp Status (EMACTIMSTAT), offset 0x728 Ethernet MAC Timestamp Status (EMACTIMSTAT) Base 0x400E.C000 Offset 0x728 Type RO, reset 0x0000.
PAGE 1740
Ethernet Controller Register 49: Ethernet MAC PPS Control (EMACPPSCTRL), offset 0x72C This register is used to control the EN0PPS signal output. Note: The PTP reference clock referred to below is MOSC clock in course update mode and in fine correction mode, is the clock tick at which the system time gets updated. Ethernet MAC PPS Control (EMACPPSCTRL) Base 0x400E.C000 Offset 0x72C Type RW, reset 0x0000.
PAGE 1741
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3:0 PPSCTRL RW 0x0 Description December 13, 2013 1741 Texas Instruments-Advance Information
PAGE 1742
Ethernet Controller Bit/Field Name Type Reset Description EN0PPS Output Frequency Control (PPSCTRL) or Command Control (PPSCMD) This bit field has two different functions depending on how the PPSEN0 bit is set. If the PPSEN0 bit is set to 0x0, this field functions as a PPS0 output frequency control (PPSCTRL), which controls the frequency of the output signal, EN0PPS. The default value of this field is 0x0 and the PPS output is one pulse every second.
PAGE 1743
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description Value Description This command immediately stops the train of pulses initiated by the START pulse train command. 0x6 When thePPSEN0 bit = 0x0, the binary rollover is 64 Hz, and the digital rollover is 32 Hz. When the PPSEN0 bit = 0x1, cancel STOP pulse train. This command cancels the STOP pulse train at the time command if the programmed stop time has not elapsed.
PAGE 1744
Ethernet Controller Bit/Field Name Type Reset Description When PPSCTRL = 0x3, EN0PPS (4 Hz) is a sequence of: ■ Three clocks of 50 percent duty cycle and 268 ms period ■ Fourth clock of 195 ms period (134 ms low and 61 ms high) This signaling behavior is because of the non-linear toggling of bits in the digital rollover mode in the Ethernet MAC System Time Nanoseconds (EMACTIMNANO) register.
PAGE 1745
Tiva™ TM4C129XNCZAD Microcontroller Register 50: Ethernet MAC PPS0 Interval (EMACPPS0INTVL), offset 0x760 The MAC PPS0 Interval (EMACPPS0INTVL) register contains the number of units of sub-second increment value between the rising edges of EN0PPS signal output. Note: The PTP reference clock referred to below is MOSC clock in course update mode and in fine correction mode, is the clock tick at which the system time gets updated. Ethernet MAC PPS0 Interval (EMACPPS0INTVL) Base 0x400E.
PAGE 1746
Ethernet Controller Register 51: Ethernet MAC PPS0 Width (EMACPPS0WIDTH), offset 0x764 The MAC PPS0 Width (EMACPPS0WIDTH) register contains the number of units of sub-second increment value between the rising and corresponding falling edges of the EN0PPS output signal. Note: The PTP reference clock referred to below is MOSC clock in course update mode and in fine correction mode, is the clock tick at which the system time gets updated. Ethernet MAC PPS0 Width (EMACPPS0WIDTH) Base 0x400E.
PAGE 1747
Tiva™ TM4C129XNCZAD Microcontroller Register 52: Ethernet MAC DMA Bus Mode (EMACDMABUSMOD), offset 0xC00 The Ethernet MAC DMA Bus Mode (EMACDMABUSMODE) register establishes the operation modes for the DMA. Ethernet MAC DMA Bus Mode (EMACDMABUSMOD) Base 0x400E.C000 Offset 0xC00 Type RW, reset 0x0002.
PAGE 1748
Ethernet Controller Bit/Field Name Type Reset 25 AAL RW 0 Description Address Aligned Beats Value Description 0x0 Address aligned transfers are not enabled. 0x1 If the FB bit is set, the internal bus interface generates all bursts aligned to the start address least significant bits. If the FB bit is 0, the first burst is not aligned but subsequent bursts are aligned to the address.
PAGE 1749
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 15:14 PR RW 0x0 Description Priority Ratio These bits control the priority ratio in the weighted round-robin arbitration between the RX DMA and TX DMA. These bits are valid only when the DA bit in this register is clear. The priority ratio is RX:TX or TX:RX depending on whether the TXPR bit in this register is clear or set. Value Description 13:8 PBL RW 0x1 0x0 The Priority Ratio is 1:1. 0x1 The Priority Ratio is 2:1.
PAGE 1750
Ethernet Controller Bit/Field Name Type Reset 1 DA RW 0x0 Description DMA Arbitration Scheme This bit specifies the arbitration scheme between the transmit and receive paths of the DMA channel. Value Description 0 Weighted round-robin with RX:TX or TX:RX. The priority between the paths is according to the priority specified in the PR bit field and priority weights specified in the TXPR bit. 1 Fixed priority. The transmit path has priority over receive path when the TXPR bit is set.
PAGE 1751
Tiva™ TM4C129XNCZAD Microcontroller Register 53: Ethernet MAC Transmit Poll Demand (EMACTXPOLLD), offset 0xC04 The MAC Transmit Poll Demand (EMACTXPOLLD) register enables the TX DMA to check whether or not the DMA owns the current descriptor. The Transmit Poll Demand command is given to wake up the TX DMA if it is in the suspend mode. The TX DMA can go into the SUSPEND mode because of an underflow error in a transmitted frame or the unavailability of descriptors owned by it.
PAGE 1752
Ethernet Controller Register 54: Ethernet MAC Receive Poll Demand (EMACRXPOLLD), offset 0xC08 The Ethernet MAC Receive Poll Demand (EMACRXPOLLD) register enables the RX DMA to check for new descriptors. This command is used to wake up the RX DMA from the SUSPEND state. The RX DMA can go into the SUSPEND state only because of the unavailability of descriptors it owns. Ethernet MAC Receive Poll Demand (EMACRXPOLLD) Base 0x400E.C000 Offset 0xC08 Type WO, reset 0x0000.
PAGE 1753
Tiva™ TM4C129XNCZAD Microcontroller Register 55: Ethernet MAC Receive Descriptor List Address (EMACRXDLADDR), offset 0xC0C The Ethernet MAC Receive Descriptor List Address (EMACRXDLADDR) register points to the start of the Receive Descriptor List. The descriptor lists reside in the host's physical memory space and must be word-aligned. The DMA internally converts it to a 32-bit aligned address by making the two lease significant bits zero.
PAGE 1754
Ethernet Controller Register 56: Ethernet MAC Transmit Descriptor List Address (EMACTXDLADDR), offset 0xC10 The MAC Transmit Descriptor List Address (EMACTXDLADDR) register points to the start of the transmit descriptor list. The descriptor lists reside in the host's physical memory space and must be word-aligned. This register can only be written when the DMA transmit has stopped (ST = 0 in the MAC DMA Operation Mode (EMACDMAOPMODE) register).
PAGE 1755
Tiva™ TM4C129XNCZAD Microcontroller Register 57: Ethernet MAC DMA Interrupt Status (EMACDMARIS), offset 0xC14 The MAC DMA Interrupt Status (EMACDMARIS) register contains all status bits that the DMA reports to the host. The software driver reads this register during an interrupt service routine or polling. Most of the fields in this register cause the host to be interrupted. The bits of this register are not cleared when read.
PAGE 1756
Ethernet Controller Bit/Field Name Type Reset 27 MMC RO 0x0 Description MAC MMC Interrupt This bit reflects an interrupt event in the MMC module. Software must read the corresponding EMACMMCTXRIS/EMACMMCRXRIS register to determine the cause of the interrupt and then clear its source to reset this bit to 0. Value Description 26 reserved RO 0 25:23 AE RO 0x0 0 No MMC interrupt has occurred. 1 An interrupt in the MMC module has occurred.
PAGE 1757
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 19:17 RS RO 0x0 Description Received Process State This field indicates the Receive DMA state. This field does not generate an interrupt.
PAGE 1758
Ethernet Controller Bit/Field Name Type Reset 15 AIS RW1C 0x0 Description Abnormal Interrupt Summary Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in the EMACDMAIM register: ■ EMACDMARIS register, bit[1]: Transmit Process Stopped ■ EMACDMARIS register, bit[3]: Transmit Jabber Timeout ■ EMACDMARIS register, bit[4]: Receive FIFO Overflow ■ EMACDMARIS register, bit[5]: Transmit Underflow ■ EMACDMARIS register, bit[7]:
PAGE 1759
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 9 RWT RW1C 0x0 Description Receive Watchdog Timeout Value Description 0 No watchdog timeout event has occurred. 1 Indicates a frame with length greater than 2,048 bytes is received (10, 240 when Jumbo Frame mode is enabled). This bit is cleared by writing a 1 to it. 8 RPS RW1C 0x0 Receive Process Stopped Value Description 0 No receive process stopped event has occurred.
PAGE 1760
Ethernet Controller Bit/Field Name Type Reset 4 OVF RW1C 0x0 Description Receive Overflow Value Description 0 No receive overflow event has occurred. 1 The receive buffer had an overflow during frame reception. If the partial frame is transferred to the application, the overflow status is set in RDES0[11]. This bit is cleared by writing a 1 to it. 3 TJT RW1C 0x0 Transmit Jabber Timeout Value Description 0 No transmit jabber timeout event has occurred.
PAGE 1761
Tiva™ TM4C129XNCZAD Microcontroller Register 58: Ethernet MAC DMA Operation Mode (EMACDMAOPMODE), offset 0xC18 The MAC DMA Operation Mode (EMACDMAOPMODE) register establishes the Transmit and Receive operating modes and commands. This register should be the last register to be written as part of the DMA initialization. Ethernet MAC DMA Operation Mode (EMACDMAOPMODE) Base 0x400E.C000 Offset 0xC18 Type RW, reset 0x0000.
PAGE 1762
Ethernet Controller Bit/Field Name Type Reset Description 23:22 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 21 TSF RW 0x0 Transmit Store and Forward Value Description 20 FTF RW 0x0 0 Transmission starts according to TTC bit field. 1 Transmission starts when a full frame resides in the TX/RX Controller Transmit FIFO.
PAGE 1763
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 13 ST RW 0x0 Description Start or Stop Transmission Command When this bit is set, transmission is placed in the running state. The DMA attempts to acquire the descriptor from the Transmit Descriptor List.
PAGE 1764
Ethernet Controller Bit/Field Name Type Reset 6 FUF RW 0x0 Description Forward Undersized Good Frames Value Description 5 DGF RW 0x0 0 The Receive FIFO drops all frames of less than 64 bytes, unless a frame is already transferred because of the lower value of Receive Threshold (RTC) bit field (for example, RTC = 0x1). 1 The Receive FIFO forwards undersized frames (frames with no Error and length less than 64 bytes) including pad-bytes and CRC.
PAGE 1765
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1 SR RW 0x0 Description Start or Stop Receive When this bit is set, the Receive process is placed in the Running state. The DMA attempts to acquire the descriptor from the Receive list and processes the incoming frames.
PAGE 1766
Ethernet Controller Register 59: Ethernet MAC DMA Interrupt Mask Register (EMACDMAIM), offset 0xC1C The Interrupt Enable register enables the interrupts reported by the MAC DMA Interrupt Status Register (EMACDMARIS). Setting a bit to 0x1 enables a corresponding interrupt. After a hardware or software reset, all interrupts are disabled. Ethernet MAC DMA Interrupt Mask Register (EMACDMAIM) Base 0x400E.C000 Offset 0xC1C Type RW, reset 0x0000.
PAGE 1767
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 13 FBE RW 0x0 Description Fatal Bus Error Enable Value Description 0 Fatal Bus Error Enable Interrupt is disabled. 1 Fatal Bus Error Interrupt is enabled. Abnormal Interrupt Summary Enable (AIE, bit 15) must also be set to 0x1. 12:11 reserved RO 0x0 Software should not rely on the value of a reserved bit.
PAGE 1768
Ethernet Controller Bit/Field Name Type Reset 5 UNE RW 0x0 Description Underflow Interrupt Enable Value Description 4 OVE RW 0x0 0 Transmit Underflow Interrupt is disabled. 1 The Transmit Underflow Interrupt is enabled Abnormal Interrupt Summary Enable (AIE, bit 15) must also be set to 0x1. Overflow Interrupt Enable Value Description 3 TJE RW 0x0 0 The Overflow Interrupt is disabled. 1 The Receive Overflow Interrupt is enabled.
PAGE 1769
Tiva™ TM4C129XNCZAD Microcontroller Register 60: Ethernet MAC Missed Frame and Buffer Overflow Counter (EMACMFBOC), offset 0xC20 The DMA maintains two counters to track the number of frames missed during reception. This register reports the current value of the counters. The counter is used for diagnostic purposes. The MISFRMCNT field indicates missed frames because of the host buffer being unavailable.
PAGE 1770
Ethernet Controller Register 61: Ethernet MAC Receive Interrupt Watchdog Timer (EMACRXINTWDT), offset 0xC24 This register, when written with non-zero value, enables the watchdog timer for the Receive Interrupt, RI (Bit 6), of the EMACDMARIS register at EMAC offset 0xC14. Ethernet MAC Receive Interrupt Watchdog Timer (EMACRXINTWDT) Base 0x400E.C000 Offset 0xC24 Type RW, reset 0x0000.
PAGE 1771
Tiva™ TM4C129XNCZAD Microcontroller Register 62: Ethernet MAC Current Host Transmit Descriptor (EMACHOSTXDESC), offset 0xC48 The MAC Current Host Transmit Descriptor (EMACHOSTXDESC) register points to the start address of the current Transmit Descriptor read by the DMA. Ethernet MAC Current Host Transmit Descriptor (EMACHOSTXDESC) Base 0x400E.C000 Offset 0xC48 Type R, reset 0x0000.
PAGE 1772
Ethernet Controller Register 63: Ethernet MAC Current Host Receive Descriptor (EMACHOSRXDESC), offset 0xC4C The MAC Current Host Receive Descriptor (EMACHOSRXDESC) register points to the start address of the current Receive Descriptor read by the DMA. Ethernet MAC Current Host Receive Descriptor (EMACHOSRXDESC) Base 0x400E.C000 Offset 0xC4C Type RO, reset 0x0000.
PAGE 1773
Tiva™ TM4C129XNCZAD Microcontroller Register 64: Ethernet MAC Current Host Transmit Buffer Address (EMACHOSTXBA), offset 0xC50 The MAC Current Host Transmit Buffer Address (EMACHOSTXBA) register points to the current Transmit Buffer Address being read by the DMA. Ethernet MAC Current Host Transmit Buffer Address (EMACHOSTXBA) Base 0x400E.C000 Offset 0xC50 Type R, reset 0x0000.
PAGE 1774
Ethernet Controller Register 65: Ethernet MAC Current Host Receive Buffer Address (EMACHOSRXBA), offset 0xC54 The MAC Current Host Receive Buffer Address (EMACHOSRXBA) register points to the current receive buffer address being read by the DMA. Ethernet MAC Current Host Receive Buffer Address (EMACHOSRXBA) Base 0x400E.C000 Offset 0xC54 Type R, reset 0x0000.
PAGE 1775
Tiva™ TM4C129XNCZAD Microcontroller Register 66: Ethernet MAC Peripheral Property Register (EMACPP), offset 0xFC0 This register defines the Ethernet MAC and PHY type used. Ethernet MAC Peripheral Property Register (EMACPP) Base 0x400E.C000 Offset 0xFC0 Type RO, reset 0x0000.
PAGE 1776
Ethernet Controller Register 67: Ethernet MAC Peripheral Configuration Register (EMACPC), offset 0xFC4 The Ethernet MAC Peripheral Configuration Register (EMACPC) register configures the MAC and PHY reset and interface parameters. Ethernet MAC Peripheral Configuration Register (EMACPC) Base 0x400E.C000 Offset 0xFC4 Type RW, reset 0x0080.
PAGE 1777
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 24 NIBDETDIS RO 0 Description Odd Nibble TXER Detection Disable This bit is sampled on the deassertion of the PHY reset signal and is used as the default for the ODDNDETDIS bit of the Ethernet PHY Configuration 2 (EPHYCFG2) register, PHY offset 0x00A.
PAGE 1778
Ethernet Controller Bit/Field Name Type Reset 10 MDIXEN RW 1 Description MDIX Enable This bit is sampled on the deassertion of the PHY reset signal and is used to determine whether automatic MDI/MDIX crossover is enabled. Value Description 9 FASTRXDV RW 0 0 Disable automatic cross-over. 1 Enable automatic cross-over. Fast RXDV Detection This bit is sampled on the deassertion of the PHY reset signal and is used to select whether fast RXDV detection is enabled in the PHY.
PAGE 1779
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 2:1 ANMODE RW 3 Description Auto Negotiation Mode These bits are sampled on the deassertion of the PHY reset signal and are used to determine the auto-negotiation mode of the PHY.
PAGE 1780
Ethernet Controller Register 68: Ethernet MAC Clock Configuration Register (EMACCC), offset 0xFC8 The following register is used to configure the clocks of the Ethernet Controller. Ethernet MAC Clock Configuration Register (EMACCC) Base 0x400E.C000 Offset 0xFC8 Type RO, reset 0x0000.
PAGE 1781
Tiva™ TM4C129XNCZAD Microcontroller Register 69: Ethernet PHY Raw Interrupt Status (EPHYRIS), offset 0xFD0 The Ethernet PHY Raw Interrupt Status (EPHYRIS) register is used to mask the interrupt from the Ethernet PHY, which is either from the internal integrated PHY or an external PHY. Ethernet PHY Raw Interrupt Status (EPHYRIS) Base 0x400E.C000 Offset 0xFD0 Type RO, reset 0x0000.
PAGE 1782
Ethernet Controller Register 70: Ethernet PHY Interrupt Mask (EPHYIM), offset 0xFD4 The Ethernet PHY Interrupt Mask (EPHYIM) register is used to mask the interrupt from the Ethernet PHY, which is either from the internal integrated PHY or an external PHY. Ethernet PHY Interrupt Mask (EPHYIM) Base 0x400E.C000 Offset 0xFD4 Type RW, reset 0x0000.
PAGE 1783
Tiva™ TM4C129XNCZAD Microcontroller Register 71: Ethernet PHY Masked Interrupt Status and Clear (EPHYMISC), offset 0xFD8 The Ethernet Masked Interrupt Status and Clear (EPHYMISC) register displays the masked interrupt status of the Ethernet PHY, which is either from the internal integrated PHY or an external PHY. This register can be written to clear the EPHYRIS register. This register is used for clearing the EPHYRIS register bits. Ethernet PHY Masked Interrupt Status and Clear (EPHYMISC) Base 0x400E.
PAGE 1784
Ethernet Controller Register 72: Ethernet PHY Basic Mode Control - MR0 (EPHYBMCR), address 0x000 This register describes the basic mode controls available to the EPHY. The reset state of the ANEN bit is controlled by the EMACPC register.
PAGE 1785
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 11 PWRDWN RW 0 Description Power Down Setting this bit powers down the PHY. Only minimal register functionality is enabled during the power down condition. Value Description 10 ISOLATE RW 0 0 Normal operation 1 Power-down modes are enabled: General Power Down Mode, Active Sleep Mode and Passive Sleep Mode (see Ethernet PHY Specific Control (EPHYSCR) register, offset 0x011.
PAGE 1786
Ethernet Controller Register 73: Ethernet PHY Basic Mode Status - MR1 (EPHYBMSR), address 0x001 This register reflects the basic mode features that are available in the EPHY.
PAGE 1787
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 6 MFPRESUP RO 1 Description Preamble Suppression Capable Value Description 5 ANC RO 0 0 The device does not perform management transactions with preambles suppressed. 1 The device performs management transactions with preambles suppressed. For this mode, the 32-bits of preamble are needed only once after reset, invalid opcode or invalid turnaround.
PAGE 1788
Ethernet Controller Bit/Field Name Type Reset 0 EXTEN RO 1 Description Extended Capability Enable Value Description 0 Basic register set capabilities only. 1 Extended register capabilities.
PAGE 1789
Tiva™ TM4C129XNCZAD Microcontroller Register 74: Ethernet PHY Identifier Register 1 - MR2 (EPHYID1), address 0x002 The Ethernet PHY Identifier 1 and 2 (EPHYIDn) registers together form a unique identifier. The identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), the vendor's model number and the model revision number. A PHY may return a value of zero in each of the 32 bits of the PHY Identifier if desired. The PHY Identifier is intended to support network management.
PAGE 1790
Ethernet Controller Register 75: Ethernet PHY Identifier Register 2 - MR3 (EPHYID2), address 0x003 The Ethernet PHY Identifier 1 and 2 (EPHYIDn) registers together form a unique identifier. The identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), the vendor's model number and the model revision number. A PHY may return a value of zero in each of the 32 bits of the PHY Identifier if desired. The PHY Identifier is intended to support network management.
PAGE 1791
Tiva™ TM4C129XNCZAD Microcontroller Register 76: Ethernet PHY Auto-Negotiation Advertisement - MR4 (EPHYANA), address 0x004 This register contains the advertised abilities of this device as they are transmitted to its link partner during Auto-Negotiation.
PAGE 1792
Ethernet Controller Bit/Field Name Type Reset 10 PAUSE RW 0 Description PAUSE Support for Full Duplex Links The PAUSE bit indicates that the device is capable of providing the symmetric PAUSE functions as defined in Annex 31B. Encoding and resolution of PAUSE bits is defined in IEEE 802.3 Annex 28B, Tables 28B-2 and 28B-3, respectively. Pause resolution status is reported in the Ethernet PHY Control (EPHYCTL)register.
PAGE 1793
Tiva™ TM4C129XNCZAD Microcontroller Register 77: Ethernet PHY Auto-Negotiation Link Partner Ability - MR5 (EPHYANLPA), address 0x005 This register contains the advertised abilities of the Link Partner as received during Auto-Negotiation. The content changes after the successful auto-negotiation if next-pages are supported.
PAGE 1794
Ethernet Controller Bit/Field Name Type Reset 9 100BT4 RO 0 Description 100Base-T4 Support Value Description 8 100BTXFD RO 0 0 100Base-T4 is not supported by the Link Partner. 1 100Base-T4 is supported by the Link Partner. 100Base-TX Full Duplex Support Value Description 7 100BTX RO 0 0 100Base-TX Full Duplex is not supported by the Link Partner. 1 100Base-TX Full Duplex is supported by the Link Partner.
PAGE 1795
Tiva™ TM4C129XNCZAD Microcontroller Register 78: Ethernet PHY Auto-Negotiation Expansion - MR6 (EPHYANER), address 0x006 This register contains additional local device and link partner status information.
PAGE 1796
Ethernet Controller Register 79: Ethernet PHY Auto-Negotiation Next Page TX - MR7 (EPHYANNPTR), address 0x007 This register contains the next page information sent by this device to its link partner during Auto-Negotiation.
PAGE 1797
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 10:0 CODE RW 0x1 Description Code This field represents the code field of the next page transmission. If the MP bit is set (bit 13 of this register), then the code is interpreted as a Message Page, as defined in annex 28C of IEEE 802.3u. Otherwise, the code is interpreted as an Unformatted Page, and the interpretation is application specific. The default value of the CODE field represents a Null Page as defined in Annex 28C of IEEE 802.
PAGE 1798
Ethernet Controller Register 80: Ethernet PHY Auto-Negotiation Link Partner Ability Next Page MR8 (EPHYANLNPTR), address 0x008 This register contains the next page information sent by this device to its Link Partner during Auto-Negotiation.
PAGE 1799
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 11 TOG RO 0 Description Toggle Toggle is used by the Arbitration function within Auto-Negotiation to synchronize with the Link Partner during Next Page exchange. This bit always takes the opposite value of the Toggle bit in the previously exchanged Link Code Word Value Description 10:0 CODE RO 0x0 0 Value of toggle bit in previously transmitted Link Code Word was 1.
PAGE 1800
Ethernet Controller Register 81: Ethernet PHY Configuration 1 - MR9 (EPHYCFG1), address 0x009 This register configuration for the Ethernet PHY. These configuration values are programmed by the system processor after a POR. The DONE bit in the EPHYCFG1 register is set when configuration is complete. This register is used when the user requires a configuration different from what is provided in the EMACPC register.
PAGE 1801
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 6 FAMDIX RW 0 Description Fast Auto MDI/MDIX If both link partners are configured to work in Force 100Base-TX mode (auto-negotiation is disabled), this mode enables automatic MDI/MDIX resolution in a short time. Value Description 5 RAMDIX RW 0 0 Normal Auto MDI/MDIX mode. 1 Enable Fast Auto MDI/MDIX mode.
PAGE 1802
Ethernet Controller Bit/Field Name Type Reset 3:2 FANSEL RW 0 Description Fast Auto-Negotiation Select Configuration This bit is preconfigured at reset by the EMACPC register. For custom configuration see “Initialization and Configuration” on page 1655. Adjusting these bits reduces the time it takes to auto-negotiate between two PHYs. In Fast AN mode, both PHYs should be configured to the same configuration.
PAGE 1803
Tiva™ TM4C129XNCZAD Microcontroller Register 82: Ethernet PHY Configuration 2 - MR10 (EPHYCFG2), address 0x00A Fields in this register are used to configure the Ethernet PHY. These configuration values are programmed by the system processor after a POR. The DONE bit in the EPHYCFG1 register is set when configuration is complete. This register is used when the user requires a configuration different from what is provided in the EMACPC register.
PAGE 1804
Ethernet Controller Bit/Field Name Type Reset 3 ISOMIILL RW 0 Description Isolate MII outputs when Enhanced Link is not Achievable Value Description 2 RXERRIDLE RW 1 0 Normal MII outputs operation 1 When no link established in 100B-TX and Full Duplex conditions, MII outputs are tied low. Detection of Receive Symbol Error During IDLE State Value Description 1 ODDNDETDIS RW 0 0 Disable detection of Receive symbol error during IDLE state.
PAGE 1805
Tiva™ TM4C129XNCZAD Microcontroller Register 83: Ethernet PHY Configuration 3 - MR11 (EPHYCFG3), address 0x00B Fields in this register are used to configure the Ethernet PHY. These configuration values are programmed by the system processor after a POR. The DONE bit in the EPHYCFG1 register is set when configuration is complete. This register is used when the user requires a configuration different from what is provided in the EMACPC register.
PAGE 1806
Ethernet Controller Bit/Field Name Type Reset 4:0 FLDWNM RW 0x0 Description Fast Link Down Modes The Fast Link Down function is an OR of the following five options. The application can enable combinations of these conditions. Bit 4: Drop the link due to descrambler sync loss. If this bit is enabled, the link is dropped when the receiver loses synchronization of the transmitter. Bit 3: Drop the link based on RX Error count of the MII interface.
PAGE 1807
Tiva™ TM4C129XNCZAD Microcontroller Register 84: Ethernet PHY Register Control - MR13 (EPHYREGCTL), address 0x00D EPHYREGCTL (0x00D) and EPHYADDAR (0x00E) registers allow read/write access to the extended register set using indirect addressing. The modes for the FUNC field are as follows: ■ EPHYREGCTL[15:14] = 0x0: A write to EPHYADDAR modifies the extended register set address register. This address register must be initialized in order to access any of the registers within the extended register set.
PAGE 1808
Ethernet Controller Bit/Field Name Type Reset 4:0 DEVAD WO 0x0 Description Device Address In general, these bits [4:0] are the device address DEVAD that directs any accesses of EPHYADDAR register (0x00E) to the appropriate MMD. The PHY uses the vendor specific DEVAD [4:0] = 0x1F for accesses. All accesses through registers EPHYREGCR and EPHYADDAR should use this DEVAD. Transactions with other DEVAD are ignored.
PAGE 1809
Tiva™ TM4C129XNCZAD Microcontroller Register 85: Ethernet PHY Address or Data - MR14 (EPHYADDAR), address 0x00E This register is the address/data MMD register. It is used in conjunction with EPHYREGCTL register (PHY offset 0x00D) to provide the access by an indirect read/write mechanism to the extended register set.
PAGE 1810
Ethernet Controller Register 86: Ethernet PHY Status - MR16 (EPHYSTS), address 0x010 This register provides quick access to commonly accessed PHY control status and general information.
PAGE 1811
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 11 FCSL RO 0 Description False Carrier Sense Latch Value Description 0 No False Carrier event has occurred. 1 False Carrier event has occurred since last read of EPHYFCSCR register (0x014). This bit is cleared on a read of the EPHYFCSR register. 10 SD RO 0 Signal Detect This bit displays the active high 100Base-TX unconditional Signal Detect indication from the PMD (Physical Layer Medium Dependent).
PAGE 1812
Ethernet Controller Bit/Field Name Type Reset 5 JD RO 0 Description Jabber Detect This bit will not be cleared upon a read of the EPHYSTS register. Value Description 4 ANS RO 0 0 No Jabber. 1 Jabber condition detected. This bit has meaning only in 10 Mb/s mode. This bit is a duplicate of the Jabber Detect bit in the EPHYBMSR register (PHY offset 0x001). Auto-Negotiation Status Value Description 3 MIILB RO 0 0 Auto-Negotiation not complete. 1 Auto-Negotiation complete.
PAGE 1813
Tiva™ TM4C129XNCZAD Microcontroller Register 87: Ethernet PHY Specific Control- MR17 (EPHYSCR), address 0x011 This register implements the PHY Specific Control register. This register allows access to general functionality inside the PHY to enable operation in reduced power modes and control the interrupt mechanism.
PAGE 1814
Ethernet Controller Bit/Field Name Type Reset 11 SBPYASS RW 0x1 Description Scrambler Bypass Value Description 0 Scrambler bypass disabled. 1 Scrambler bypass enabled. 10 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 1815
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1 INTEN RW 1 Description Interrupt Enable Value Description 0 Disable event based interrupts 1 Enable event based interrupts Enables interrupt dependent on the event enables in the EPHYMISR register (0x012). 0 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 1816
Ethernet Controller Register 88: Ethernet PHY MII Interrupt Status 1 - MR18 (EPHYMISR1), address 0x012 This register contains events status and enables for the interrupt function. If an event has occurred since the last read of this register, the corresponding status bit is set. If the corresponding enable bit in the register is set, an interrupt is generated if the event occurs. The INTEN bit (Bit 1) in the EPHYSCR register (0x011) must also be set to allow interrupts.
PAGE 1817
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 9 FCHF RO 0 Description False Carrier Counter Half-Full Interrupt Reading this bit clears the interrupt and thus, the status bit. Value Description 8 RXHF RO 0 0 False carrier counter half-full event is not pending. 1 False carrier counter (Register EPHYFCSCR, address 0x014) exceeds half-full and an interrupt is pending. Receive Error Counter Half-Full Interrupt Reading this bit clears the interrupt and thus, the status bit.
PAGE 1818
Ethernet Controller Bit/Field Name Type Reset 1 FCHFEN RW 0 Description False Carrier Counter Register half-full Interrupt Enable Value Description 0 RXHFEN RW 0 0 False Carrier Counter Register half-full interrupt disabled. 1 Enable interrupt on False Carrier Counter Register half-full event Receive Error Counter Register Half-Full Event Interrupt Value Description 0 Receive Error Counter Register half-full interrupt disabled.
PAGE 1819
Tiva™ TM4C129XNCZAD Microcontroller Register 89: Ethernet PHY MII Interrupt Status 2 - MR19 (EPHYMISR2), address 0x013 This register contains additional event status and enables for the interrupt function. If an event has occurred since the last read of this register, the corresponding status bit is set. If the corresponding enable bit in the register is set, an interrupt is generated if the event occurs. The INTEN bit (bit 1) in the EPHYSCR register (PHY offset 0x011) must also be set to allow interrupts.
PAGE 1820
Ethernet Controller Bit/Field Name Type Reset 10 SLEEP RO 0 Description Sleep Mode Event Interrupt Reading this bit clears the interrupt. Value Description 9 POLINT RO 0 0 No sleep mode event pending. 1 Sleep Mode event interrupt is pending. Polarity Changed Interrupt Reading this bit clears the interrupt. Value Description 8 JABBER RO 0 0 No Data polarity event pending. 1 Data polarity changed interrupt pending. Jabber Detect Event Interrupt Reading this bit clears the interrupt.
PAGE 1821
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 MDICOEN RW 0 Description MDI/MDIX Crossover Status Changed Interrupt Enable Value Description 2 SLEEPEN RW 0 0 MDI/MDIX Crossover Change Status interrupt disabled 1 MDI/MDIX Crossover Change Status interrupt enabled. Sleep Mode Event Interrupt Enable Value Description 1 POLINTEN RW 0 0 Sleep mode interrupt disabled. 1 Sleep Mode event interrupt enabled.
PAGE 1822
Ethernet Controller Register 90: Ethernet PHY False Carrier Sense Counter - MR20 (EPHYFCSCR), address 0x014 This counter provides information required to implement the False Carriers attribute within the MAU managed object class of Clause 30 of the IEEE 802.3u specification.
PAGE 1823
Tiva™ TM4C129XNCZAD Microcontroller Register 91: Ethernet PHY Receive Error Count - MR21 (EPHYRXERCNT), address 0x015 This counter provides information required to implement the Symbol Error During Carrier attribute within the PHY managed object class of Clause 30 of the IEEE 802.3u specification. Ethernet PHY Receive Error Count - MR21 (EPHYRXERCNT) Base n/a Address 0x015 Type RO, reset 0x0000.
PAGE 1824
Ethernet Controller Register 92: Ethernet PHY BIST Control - MR22 (EPHYBISTCR), address 0x016 This register is used for Build-In Self Test (BIST) configuration. The BIST functionality provides Pseudo Random Bit Stream (PRBS) mechanism including packet generation generator and checker. Selection of the exact loopback point in the signal chain is also done in this register.
PAGE 1825
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 10 PRBSCHKSYNC RO 0 Description PRBS Checker Lock Sync Loss Indication Value Description 9 PKTGENSTAT RO 0 0 PRBS checker has not lost synchronization. 1 PRBS checker has lost synchronization on received bit stream. This is an error indication. Packet Generator Status Indication Value Description 8 PWRMODE RO 1 0 Packet Generator is disabled. 1 Packet Generator is active and generate packets.
PAGE 1826
Ethernet Controller Bit/Field Name Type Reset 4:0 LBMODE RW 0 Description Loopback Mode Select The PHY provides several options for Loopback that test and verify various functional blocks within the PHY.
PAGE 1827
Tiva™ TM4C129XNCZAD Microcontroller Register 93: Ethernet PHY LED Control - MR24 (EPHYLEDCR), address 0x018 This register provides the ability to control the blink rate on the LED outputs.
PAGE 1828
Ethernet Controller Register 94: Ethernet PHY Control - MR25 (EPHYCTL), address 0x019 This register provides the ability to control and set general functionality inside the PHY.
PAGE 1829
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 11 MIILNKSTAT RO 0 Description MII Link Status Value Description 0 No active link of 100BT full-duplex has been established using Auto-Negotiation. 1 100BT Full-duplex Link is active and was established using Auto-Negotiation. 10:8 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 1830
Ethernet Controller Register 95: Ethernet PHY 10Base-T Status/Control - MR26 (EPHY10BTSC), address 0x01A This register provides the ability to control and read status of the PHY's internal 10Base-T functionality.
PAGE 1831
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 POLSTAT RO 0 Description 10 Mb Polarity Status This bit is a duplication of POLSTAT bit in the EPHYSTS register, offset 0x0010. Both bits are cleared on a read of the Ethernet PHY 10Base-T Status/Control (EPHY10BTSC), but not upon a read of the EPHYSTS register. Value Description 0 Correct Polarity detected. 1 Inverted Polarity detected. 3:1 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 1832
Ethernet Controller Register 96: Ethernet PHY BIST Control and Status 1 - MR27 (EPHYBICSR1), address 0x01B This register provides the total number of error bytes that are received by the PRBS checker and defines the Inter-Packet Gap (IPG) for the packet generator.
PAGE 1833
Tiva™ TM4C129XNCZAD Microcontroller Register 97: Ethernet PHY BIST Control and Status 2 - MR28 (EPHYBICSR2), address 0x01C This register allows programming the length of the generated packets in bytes for the BIST mechanism Ethernet PHY BIST Control and Status 2 - MR28 (EPHYBICSR2) Base n/a Address 0x01C Type RW, reset 0x05EE 15 14 13 12 11 10 9 8 7 6 reserved Type Reset RO 0 RO 0 RO 0 5 4 3 2 1 0 RW 0 RW 1 RW 1 RW 1 RW 0 PKTLENGTH RO 0 RO 0 RW 1 RW 0 Bit/Field Name Type Res
PAGE 1834
Ethernet Controller Register 98: Ethernet PHY Cable Diagnostic Control - MR30 (EPHYCDCR), address 0x01E This register provides the ability to start cable diagnostics and monitor its status.
PAGE 1835
Tiva™ TM4C129XNCZAD Microcontroller Register 99: Ethernet PHY Reset Control - MR31 (EPHYRCR), address 0x01F This register allows the system to reset or restart the PHY by register access.
PAGE 1836
Ethernet Controller Register 100: Ethernet PHY LED Configuration - MR37 (EPHYLEDCFG), address 0x025 This register configures the LEDs provided in the PHY. Ethernet PHY LED Configuration - MR37 (EPHYLEDCFG) Base n/a Address 0x025 Type RW, reset 0x0000.
PAGE 1837
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3:0 LED0 RW 0x0 Description LED0 Configuration The following encodings are used to program the specific function desired for the LED.
PAGE 1838
Universal Serial Bus (USB) Controller 25 Universal Serial Bus (USB) Controller Important: The full USB chapter is under NDA. This chapter describes the module features at a high level. For a copy of the full NDA data sheet, follow the instructions in the Non-Disclosure Agreement for the Tiva C Series TM4C129XNCZAD Microcontroller Data Sheet (literature number SPMS421).
PAGE 1839
Tiva™ TM4C129XNCZAD Microcontroller 25.1 Block Diagram Figure 25-1. USB Module Block Diagram Endpoint Control DMA Controller Transmit AHB Master Bus EP0 – 7 Control Receive Combine Endpoints USB0DM & USB0DP Host Transaction Scheduler UTM Synchronization Packet Encode/Decode Data Sync Packet Encode HNP/SRP Packet Decode Timers CRC Gen/Check 0 FIFO RAM Controller Rx Rx Buff Buff USB0CLK USB0DIR 1 ULPI USB0STP Interface Interrupt Control Interrupts EP Reg.
PAGE 1840
Universal Serial Bus (USB) Controller Note: Port pins PL6 and PL7 operate as Fast GPIO pads, but have 4-mA drive capability only. GPIO register controls for drive strength, slew rate and open drain have no effect on these pins. The registers which have no effect are as follows: GPIODR2R, GPIODR4R, GPIODR8R, GPIODR12R, GPIOSLR, and GPIOODR. Refer to “General-Purpose Input/Outputs (GPIOs)” on page 771 and “Recommended GPIO Operating Characteristics” on page 2103 for more information. Table 25-1.
PAGE 1841
Tiva™ TM4C129XNCZAD Microcontroller Note: Descriptions for all these registers can be found in the NDA version of the data sheet. Table 25-2.
PAGE 1842
Universal Serial Bus (USB) Controller Table 25-2.
PAGE 1843
Tiva™ TM4C129XNCZAD Microcontroller Table 25-2.
PAGE 1844
Universal Serial Bus (USB) Controller Table 25-2.
PAGE 1845
Tiva™ TM4C129XNCZAD Microcontroller Table 25-2.
PAGE 1846
Universal Serial Bus (USB) Controller Table 25-2.
PAGE 1847
Tiva™ TM4C129XNCZAD Microcontroller 26 LCD Controller The Liquid Crystal Display (LCD) Controller provides support for a variety of LCD and OLED panels.
PAGE 1848
LCD Controller Figure 26-1 on page 1848 shows the LCD controller details. The raster and LIDD Controllers are responsible for generating the correct external timing. The DMA engine provides a constant flow of data from the frame buffer(s) to the external LCD panel via the Raster and LIDD Controllers. In addition, CPU access is provided to read and write registers. The solid, thick lines in Figure 13-1 indicate the data path.
PAGE 1849
Tiva™ TM4C129XNCZAD Microcontroller Table 26-1. LCD Signals (212BGA) (continued) Pin Name Pin Number Pin Mux / Pin Assignment LCDDATA06 V9 PS4 (15) Pin Type I/O Buffer Type Description TTL LCD Data Pin 6 input/output. LCDDATA07 T13 PS5 (15) I/O TTL LCD Data Pin 7 input/output. LCDDATA08 U10 PS6 (15) I/O TTL LCD Data Pin 8 input/output. LCDDATA09 R13 PS7 (15) I/O TTL LCD Data Pin 9 input/output. LCDDATA10 W10 PT0 (15) I/O TTL LCD Data Pin 10 input/output.
PAGE 1850
LCD Controller Table 26-2. LCD External Signal Details (continued) Signal Type LCDCP (Pixel clock) Mode Function Raster Mode This signal functions as the pixel clock the LCD uses to clock the pixel data into the line shift register. In passive mode, the pixel clock transitions only when valid data is available on the data lines. In active mode, the pixel clock transitions continuously, and the LCDAC pin is used as an output enable to signal when data is available on the LCD pin.
PAGE 1851
Tiva™ TM4C129XNCZAD Microcontroller When the Raster Controller is used, the LCD DMA engine reads data from a frame buffer and writes it to the input FIFO. The Raster Controller requests data from the FIFO for frame refresh, so the DMA is used to keep the FIFO filled. When the LIDD controller is used, the LCD DMA engine accesses the LIDD controller's address and/or data registers. The following steps are needed to configure the DMA engine: 1.
PAGE 1852
LCD Controller ■ Frame Synchronization lost: This error happens when the DMA engine attempts to read what it believes to be the first word of the video buffer but the data cannot be recognized as such. This situation can be caused by an invalid frame buffer address or an invalid BPP value. The SYNC bit in the IRQSTATUS_RAW register is set when such an error is detected. This field is cleared by disabling the Raster Controller (clearing the LCDEN bit in LCD Raster Control (LCDRASTRCTL) register).
PAGE 1853
Tiva™ TM4C129XNCZAD Microcontroller ■ The LIDD Controller is also capable of reading back status or data from the LCD panel, if the latter has this capability. This is set up and activated in a similar manner to the write function described above. Table 26-4 on page 1853 describes how the signals are used to interface to external LCD modules, which are configured by the LCDLIDDCTL register. Table 26-4.
PAGE 1854
LCD Controller Table 26-5. Operation Modes Supported by Raster Controller Interface Passive (STN) Mono 4-bit Passive (STN) Mono 8-bit Passive (STN) Color Active (TFT) Color 26.3.3.
PAGE 1855
Tiva™ TM4C129XNCZAD Microcontroller Figure 26-2. LCD Raster Data Path Data Source (Frame Buffers) Input FIFO STN (passive) 12, 16 BPP TFT (active) 1, 2, 4, 8 BPP 1, 2, 4, 8 BPP Palette Palette Gray-scaler/ serializer Gray-scaler/ serializer Output FIFO Output FIFO 16, 24 BPP Output Pins In summary: ■ The display image is stored in frame buffers. ■ The built-in DMA engine constantly transfers the data stored in the frame buffers to the input FIFO.
PAGE 1856
LCD Controller 26.3.4 Clocking This section details the various clocks and signals. Figure 26-3 on page 1856 shows the input and output LCD controller clocks. Figure 26-3. Input and Output Clocks LCDCP (Pixel Clock derived from System Clock) LCDLP (HSYNC/Line Clock) LCD Controller DISPLAY LCDFP (VSYNC/Frame Clock) System Clock 26.3.4.1 Pixel Clock (LCDCP signal) The pixel clock (LCDCP) frequency is derived from the system clock, which is the internal reference clock (MCLK) to the LCD module.
PAGE 1857
Tiva™ TM4C129XNCZAD Microcontroller The timings of the horizontal clock (line clock) pins are programmable to support: – Delay insertion both at the beginning and end of each line – Line clock polarity – Line clock pulse width, driven on rising or falling edge of pixel clock 26.3.4.
PAGE 1858
LCD Controller The LCD palette RAM uses a 12-bit output code such that there is a possibility of 4096 color options to choose from. Depending on the bpp frame storage of palette RAM, two, four, 16, or 256 palette colors can be stored in the palette RAM. 26.3.5.1 Palette RAM Structure for 1, 2, and 4 Bits Per Pixel When palette RAM is enabled for 1, 2, and 4 bpp frame storage, the palette buffer is 16 word entries, where the upper half of the word is unused.
PAGE 1859
Tiva™ TM4C129XNCZAD Microcontroller Table 26-6. Type Encoding in Palette Entry 0 Buffer 26.3.5.2 First Palette RAM Entry [14:12] Source Image Type 0x0 1 bpp 0x1 2 bpp 0x2 4 bpp 0x3 8 bpp 0x4 12, 16, or 24 bpp Palette RAM Structure for 8 Bits Per Pixel For image sources that are 8 bpp, 256 palette entries (28) are required. This structure of the palette RAM is similar to the one described for 1, 2, 4, or 4 bpp except that the palette requires 256 entries (128 words), instead of 16.
PAGE 1860
LCD Controller format. In packed format, four 24 bit pixels are stored in 3 contiguous 32-bit words (also called a quad-pixel triplet) in DDR, as show in Figure 26-5 on page 1860. Figure 26-5. 24 bpp Packed Data Format 31 Word X 24 23 Pixel 1 [7:0] Pixel 0 [23:0] 31 Word X + 1 0 16 15 Pixel 2 [15:0] 0 Pixel 1 [23:8] 31 8 7 Word X + 2 Pixel 3 [23:0] 0 Pixel 2 [23:16] When using a 24 bit packed format, four consecutive pixels provide three word-aligned accesses for the DMA.
PAGE 1861
Tiva™ TM4C129XNCZAD Microcontroller Figure 26-7. 24 bpp Color RGB Remapping on LCDDATA[23:0] 23 16 15 24 bit pixel data retrieved from DDR 8 7 B[7:0] 23 24 bit remapped LCD pixel data bus output 22 R[0] G[0] 21 0 G[7:0] 20 19 18 17 R[7:0] 16 15 B[0] R[1] G[1] B[1] R[2] B[2] 11 10 R[7:3] 5 G[7:2] 0 B[7:3] Data format for 16 bpp The LCD controller is configured to support 16 bpp raw data format when TFT24 = 0x0, LCDTFT = 0x1, TFTMAP = 0x0 in the LCDRASTRCTL register.
PAGE 1862
LCD Controller Figure 26-10. 12 bpp Data Format 31 28 27 Word X 16 15 12 11 Pixel 1 [11:0] 31 28 27 Word X + 1 Pixel 0 [11:0] 16 15 12 11 Pixel 3 [11:0] 31 28 27 0 Pixel 2 [11:0] 16 15 12 11 Pixel 5 [11:0] Word X + 2 0 0 Pixel 4 [11:0] 12 bpp color format has 4 pixels per Red, Green and Blue color component. The BGR configuration is output on LCDDATA [11:0] as shown in Figure 26-11 on page 1862. LCDDATA [23:12] are unused. Figure 26-11.
PAGE 1863
Tiva™ TM4C129XNCZAD Microcontroller 26.3.6 Palette As explained in the previous section, the pixel data is an index of palette entry (when palette is used). The number of colors supported is given by 2number of BPP. However, due to a limitation of the grayscaler/ serializer block, fewer grayscales or colors may be supported.
PAGE 1864
LCD Controller 26.3.10 Summary of Color Depth summarizes the color depths depending on the number of BPP. Table 26-8. Number of Colors/Shades of Gray Available on Screen Number of BPP 26.3.
PAGE 1865
Tiva™ TM4C129XNCZAD Microcontroller Figure 26-13.
PAGE 1866
LCD Controller Figure 26-14. Example of Subpicture The subpicture feature is enabled when the SPEN control bit in the LCD Raster Subpanel Display n (LCDRASTRSUBPn) register is set to 1. The HOLS bit, when programmed to 0, puts the Default Pixel Data lines at the top of the screen and the active video lines at the bottom of the screen. When the HOLS bit is set to 1, Active video lines are at the top of the screen and Default Pixel Data lines are at the bottom of the screen.
PAGE 1867
Tiva™ TM4C129XNCZAD Microcontroller ■ DMA FIFO Underflow: The FIFO Underflow (FIFOU) interrupt is triggered when the real-time output needs to send a value for pixel data but one cannot be found in the FIFO. ■ AC Bias Count Decremented to Zero: For Passive Matrix displays, a count can be kept of the number of times the AC Bias line toggles. Once the specified number of transitions has been seen, the AC Bias Count (ACBS) interrupt is triggered.
PAGE 1868
LCD Controller a. Program the LCDLIDDCTL register along with the chip select configuration register, LIDDCSnCFG. b. Select the DMA parameters in the LCDDMACTL register. Program the frame buffer boundaries in the LCDDMABAFB0 and LCDDMACAFB0 registers. c. Enable any required interrupts in the LCDIM register. d. Initiate LIDD mode transactions by setting the DMAEN bit in the LCDLIDDCTL register. 5. When operating in Raster Mode: a.
PAGE 1869
Tiva™ TM4C129XNCZAD Microcontroller Table 26-9. LCD Register Map (continued) Description See page 0x0000.0000 LCD Raster Control 1882 RW 0x0000.0000 LCD Raster Timing 0 1886 LCDRASTRTIM1 RW 0x0000.0000 LCD Raster Timing 1 1887 0x034 LCDRASTRTIM2 RW 0x0000.0000 LCD Raster Timing 2 1888 0x038 LCDRASTRSUBP1 RW 0x0000.0000 LCD Raster Subpanel Display 1 1891 0x03C LCDRASTRSUBP2 RW 0x0000.0000 LCD Raster Subpanel Display 2 1892 0x040 LCDDMACTL RW 0x0000.
PAGE 1870
LCD Controller Register 1: LCD PID Register Format (LCDPID), offset 0x000 This register contains information regarding the Peripheral ID (PID) of the LCD module. LCD PID Register Format (LCDPID) Base 0x4405.0000 Offset 0x000 Type RO, reset 0x4F20.
PAGE 1871
Tiva™ TM4C129XNCZAD Microcontroller Register 2: LCD Control (LCDCTL), offset 0x004 The LCD Control (LCDCTL) register configures the mode, clock frequencies and restart behavior of the LCD Controller. LCD Control (LCDCTL) Base 0x4405.0000 Offset 0x004 Type RW, reset 0x0000.
PAGE 1872
LCD Controller Table 26-10. SYSCLK to Pixel Clock (LCDCP) Frequency Conversion Table fSYSCLK (MHz) 120 80 60 CLKDIV Value fLCDCP (MHz) 2 60 3 40 4 30 5 24 6 20 7 17.1428 8 15 ... ... N fSYSCLK/N 2 40 3 26.666 4 20 5 16 6 13.333 7 11.428 ... ...
PAGE 1873
Tiva™ TM4C129XNCZAD Microcontroller Register 3: LCD LIDD Control (LCDLIDDCTL), offset 0x00C This register configures the functionality of the LCD controller interface when it is programmed to function in LIDD mode. LCD LIDD Control (LCDLIDDCTL) Base 0x4405.0000 Offset 0x00C Type RW, reset 0x0000.
PAGE 1874
LCD Controller Bit/Field Name Type Reset 6 CS0E0 RW 0 Description Chip Select 0 (CS0)/Enable 0 (E0) Polarity Control CS0 is active low by default. E0 is active high by default. Value Description 5 WRDIRINV RW 0 0 CS0/E0 (LCDAC) are not inverted. CS0 remains active low and E0 remains active high. 1 Invert CS0/E0. CS0 is active high and E0 is active low. Write Strobe (WR) /Direction (DIR) Polarity Control WR active low by default. DIR is write low/read high by default.
PAGE 1875
Tiva™ TM4C129XNCZAD Microcontroller Table 26-11.
PAGE 1876
LCD Controller Register 4: LCD LIDD CS0 Configuration (LIDDCS0CFG), offset 0x010 The LIDD CS0 Configuration (LIDDCS0CFG) register defines the timings for the read and write strobes with respect to CS0. LCD LIDD CS0 Configuration (LIDDCS0CFG) Base 0x4405.0000 Offset 0x010 Type RW, reset 0x0044.
PAGE 1877
Tiva™ TM4C129XNCZAD Microcontroller Register 5: LIDD CS0 Read/Write Address (LIDDCS0ADDR), offset 0x014 This register contains the read and write address of the current access enabled by CS0 (LCDAC). LIDD CS0 Read/Write Address (LIDDCS0ADDR) Base 0x4405.0000 Offset 0x014 Type RW, reset 0x0000.
PAGE 1878
LCD Controller Register 6: LIDD CS0 Data Read/Write Initiation (LIDDCS0DATA), offset 0x018 This register contains the read and write data of the current access enabled by CS0 (LCDAC). LIDD CS0 Data Read/Write Initiation (LIDDCS0DATA) Base 0x4405.0000 Offset 0x018 Type RW, reset 0x0000.
PAGE 1879
Tiva™ TM4C129XNCZAD Microcontroller Register 7: LIDD CS1 Configuration (LIDDCS1CFG), offset 0x01C The LIDD CS1 Configuration (LIDDCS1CFG) register defines the timings for the read and write strobes with respect to CS1. LIDD CS1 Configuration (LIDDCS1CFG) Base 0x4405.0000 Offset 0x01C Type RW, reset 0x0044.
PAGE 1880
LCD Controller Register 8: LIDD CS1 Address Read/Write Initiation (LIDDCS1ADDR), offset 0x020 This register contains the read and write address of the current access enabled by CS1 (LCDAC). LIDD CS1 Address Read/Write Initiation (LIDDCS1ADDR) Base 0x4405.0000 Offset 0x020 Type RW, reset 0x0000.
PAGE 1881
Tiva™ TM4C129XNCZAD Microcontroller Register 9: LIDD CS1 Data Read/Write Initiation (LIDDCS1DATA), offset 0x024 What is the difference between this register an the above register LIDD CS1 Data Read/Write Initiation (LIDDCS1DATA) Base 0x4405.0000 Offset 0x024 Type RW, reset 0x0000.
PAGE 1882
LCD Controller Register 10: LCD Raster Control (LCDRASTRCTL), offset 0x028 The LCD Raster Control (LCDRASTRCTL) register is used to configure the features of Raster Mode. LCD Raster Control (LCDRASTRCTL) Base 0x4405.0000 Offset 0x028 Type RW, reset 0x0000.
PAGE 1883
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 25 TFT24 RW 0 Description 24-Bit TFT Mode Value Description 24 FRMBUFSZ RW 0 0 24-Bit TFT Mode disabled. Palette RAM lookup is used for output pixel data. 1 24-Bit TFT Mode enabled. 24-bit data in TFT Active mode. The format of the framebuffer data depends on TFT24UPCK.
PAGE 1884
LCD Controller Bit/Field Name Type Reset Description 19:12 REQDLY RW 0x00 Palette Loading Delay This 8-bit parameter pauses reading of the Palette data from the asynchronous FIFO between each burst of 16 words. The delay is in terms of system clock (SYSCLK) cycles. The value (0-255) used to specify the number of system clock cycles that should be paused between bursts of 16 word reads from the asynchronous FIFO while loading the Palette SRAM.
PAGE 1885
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 7 LCDTFT RW 0 Description LCD TFT Value Description 6:2 reserved RO 0x0 1 LCDBW RW 0 0 Passive or STN display operation enabled; dither logic is enabled. 1 Active or TFT display operation enabled, external palette and DAC required, dither logic bypassed, pin timing changes to support continuous pixel clock, output enable, vsync, and hsync. Software should not rely on the value of a reserved bit.
PAGE 1886
LCD Controller Register 11: LCD Raster Timing 0 (LCDRASTRTIM0), offset 0x02C LCD Raster Timing 0 (LCDRASTRTIM0) Base 0x4405.0000 Offset 0x02C Type RW, reset 0x0000.
PAGE 1887
Tiva™ TM4C129XNCZAD Microcontroller Register 12: LCD Raster Timing 1 (LCDRASTRTIM1), offset 0x030 LCD Raster Timing 1 (LCDRASTRTIM1) Base 0x4405.0000 Offset 0x030 Type RW, reset 0x0000.
PAGE 1888
LCD Controller Register 13: LCD Raster Timing 2 (LCDRASTRTIM2), offset 0x034 LCD Raster Timing 2 (LCDRASTRTIM2) Base 0x4405.0000 Offset 0x034 Type RW, reset 0x0000.
PAGE 1889
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 22 INVPXLCLK RW 0 Description Invert Pixel Clock Value Description 0 Data is driven on the LCD's data lines on the rising edge of LCDCP. 1 Data is driven on the LCD's data lines in the falling edge of LCDCP. For Active Matrix output (LCDTFT=1), the Output Pixel Clock is a free running clock in that it transitions in horizontal blanking (including horizontal front porch, horizontal back porch) areas and all vertical blanking times.
PAGE 1890
LCD Controller Bit/Field Name Type Reset Description 3:2 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1:0 MSBHFP RW 0x0 Bits 9:8 of the horizontal front porch field.
PAGE 1891
Tiva™ TM4C129XNCZAD Microcontroller Register 14: LCD Raster Subpanel Display 1 (LCDRASTRSUBP1), offset 0x038 Note that subpictures are only allowed for Active Matrix mode (LCDTFT=1) in LCDRASTRCTL LCD Raster Subpanel Display 1 (LCDRASTRSUBP1) Base 0x4405.0000 Offset 0x038 Type RW, reset 0x0000.
PAGE 1892
LCD Controller Register 15: LCD Raster Subpanel Display 2 (LCDRASTRSUBP2), offset 0x03C Note that subpictures are only allowed for Active Matrix mode (LCDTFT=1) in LCDRASTRCTL LCD Raster Subpanel Display 2 (LCDRASTRSUBP2) Base 0x4405.0000 Offset 0x03C Type RW, reset 0x0000.
PAGE 1893
Tiva™ TM4C129XNCZAD Microcontroller Register 16: LCD DMA Control (LCDDMACTL), offset 0x040 LCD DMA Control (LCDDMACTL) Base 0x4405.0000 Offset 0x040 Type RW, reset 0x0000.
PAGE 1894
LCD Controller Bit/Field Name Type Reset Description 3 BYTESWAP RW 0 This bit controls the bytelane ordering of the data on the output of the DMA module. It works in conjunction with the big-endian bit. See the big-endian description for configuration guidelines. 2 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 1895
Tiva™ TM4C129XNCZAD Microcontroller Register 17: LCD DMA Frame Buffer 0 Base Address (LCDDMABAFB0), offset 0x044 LCD DMA Frame Buffer 0 Base Address (LCDDMABAFB0) Base 0x4405.0000 Offset 0x044 Type RW, reset 0x0000.
PAGE 1896
LCD Controller Register 18: LCD DMA Frame Buffer 0 Ceiling Address (LCDDMACAFB0), offset 0x048 LCD DMA Frame Buffer 0 Ceiling Address (LCDDMACAFB0) Base 0x4405.0000 Offset 0x048 Type RW, reset 0x0000.
PAGE 1897
Tiva™ TM4C129XNCZAD Microcontroller Register 19: LCD DMA Frame Buffer 1 Base Address (LCDDMABAFB1), offset 0x04C LCD DMA Frame Buffer 1 Base Address (LCDDMABAFB1) Base 0x4405.0000 Offset 0x04C Type RW, reset 0x0000.
PAGE 1898
LCD Controller Register 20: LCD DMA Frame Buffer 1 Ceiling Address (LCDDMACAFB1), offset 0x050 LCD DMA Frame Buffer 1 Ceiling Address (LCDDMACAFB1) Base 0x4405.0000 Offset 0x050 Type RW, reset 0x0000.
PAGE 1899
Tiva™ TM4C129XNCZAD Microcontroller Register 21: LCD System Configuration Register (LCDSYSCFG), offset 0x054 LCD System Configuration Register (LCDSYSCFG) Base 0x4405.0000 Offset 0x054 Type RW, reset 0x0000.
PAGE 1900
LCD Controller Bit/Field Name Type Reset 1:0 reserved RO 0x0 Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
PAGE 1901
Tiva™ TM4C129XNCZAD Microcontroller Register 22: LCD Interrupt Raw Status and Set Register (LCDRISSET), offset 0x058 This register contains the raw interrupt status. In addition to providing the Raw Interrupt Status on a read, a 1 to a bit will set the associated interrupt. LCD Interrupt Raw Status and Set Register (LCDRISSET) Base 0x4405.0000 Offset 0x058 Type RW, reset 0x0000.
PAGE 1902
LCD Controller Bit/Field Name Type Reset 5 FIFOU RW 0 Description DMA FIFO Underflow Raw Interrupt Status and Set Indicates if LCD dithering logic is not supplying data to the FIFO at a sufficient rate. FIFO has completely emptied and data pin driver logic has attempted to take added data from FIFO. Writing 1 will set status. Writing 0 has no effect. Read indicates raw status Value Description 0 Inactive 1 Active 4 reserved RO 0 Software should not rely on the value of a reserved bit.
PAGE 1903
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 DONE RW 0 Description Raster or LIDD Frame Done (shared, depends on whether Raster or LIDD mode enabled) Raw Interrupt Status and Set Writing 1 will set status. Writing 0 has no effect. Read indicates raw status.
PAGE 1904
LCD Controller Register 23: LCD Interrupt Status and Clear (LCDMISCLR), offset 0x05C This register contains the Interrupt Enable Status. This register returns Masked (Enabled) status interrupts on a Read. Writing a 1 to a bit will clear the associated interrupt. LCD Interrupt Status and Clear (LCDMISCLR) Base 0x4405.0000 Offset 0x05C Type RW, reset 0x0000.
PAGE 1905
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 FIFOU RW 0 Description DMA FIFO Underflow Enabled Interrupt and Clear Indicates if LCD dithering logic is not supplying data to the FIFO at a sufficient rate. FIFO has completely emptied and data pin driver logic has attempted to take added data from FIFO. Writing 1 will set status. Writing 0 has no effect. Read indicates enabled (masked) status.
PAGE 1906
LCD Controller Bit/Field Name Type Reset 0 DONE RW 0 Description Raster or LIDD Frame Done (shared, depends on whether Raster or LIDD mode enabled) Enabled Interrupt and Clear Writing 1 will set status. Writing 0 has no effect. Read indicates enabled (masked) status.
PAGE 1907
Tiva™ TM4C129XNCZAD Microcontroller Register 24: LCD Interrupt Mask (LCDIM), offset 0x060 This register provides for the setting of interrupt enables (Mask bits). LCD Interrupt Mask (LCDIM) Base 0x4405.0000 Offset 0x060 Type RW, reset 0x0000.
PAGE 1908
LCD Controller Bit/Field Name Type Reset 5 FIFOU RW 0 Description DMA FIFO Underflow Interrupt Enable Set Indicates if LCD dithering logic is not supplying data to the FIFO at a sufficient rate. FIFO has completely emptied and data pin driver logic has attempted to take added data from FIFO. Writing 1 will set interrupt enable. Writing 0 has no effect. Read indicates enabled (masked) status.
PAGE 1909
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 DONE RW 0 Description Raster or LIDD Frame Done (shared, depends on whether Raster or LIDD mode enabled) Interrupt Enable Set Writing 1 will set interrupt enable. Writing 0 has no effect. Read indicates enabled (masked) status.
PAGE 1910
LCD Controller Register 25: LCD Interrupt Enable Clear (LCDIENC), offset 0x064 This register provides for the clearing of interrupt enables (Mask bits). LCD Interrupt Enable Clear (LCDIENC) Base 0x4405.0000 Offset 0x064 Type RW, reset 0x0000.
PAGE 1911
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 5 FIFOU RW 0 Description DMA FIFO Underflow Interrupt Enable Clear Indicates if LCD dithering logic is not supplying data to the FIFO at a sufficient rate. FIFO has completely emptied and data pin driver logic has attempted to take added data from FIFO. Writing 1 will clear interrupt enable. Writing 0 has no effect. Read indicates enabled status.
PAGE 1912
LCD Controller Bit/Field Name Type Reset 0 DONE RW 0 Description Raster or LIDD Frame Done (shared, depends on whether Raster or LIDD mode enabled) Interrupt Enable Clear Writing 1 will clear interrupt enable. Writing 0 has no effect. Read indicates enabled status.
PAGE 1913
Tiva™ TM4C129XNCZAD Microcontroller Register 26: LCD Clock Enable (LCDCLKEN), offset 0x06C This register contains the Clock enables for each major domain within the LCD. LCD Clock Enable (LCDCLKEN) Base 0x4405.0000 Offset 0x06C Type RW, reset 0x0000.
PAGE 1914
LCD Controller Register 27: LCD Clock Resets (LCDCLKRESET), offset 0x070 This register contains the Software Resets for each major domain within the LCD. LCD Clock Resets (LCDCLKRESET) Base 0x4405.0000 Offset 0x070 Type RW, reset 0x0000.
PAGE 1915
Tiva™ TM4C129XNCZAD Microcontroller 27 Analog Comparators An analog comparator is a peripheral that compares two analog voltages and provides a logical output that signals the comparison result. Note: Not all comparators have the option to drive an output pin. See “Signal Description” on page 1916 for more information. The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board.
PAGE 1916
Analog Comparators 27.1 Block Diagram Figure 27-1.
PAGE 1917
Tiva™ TM4C129XNCZAD Microcontroller Table 27-1. Analog Comparators Signals (212BGA) (continued) Pin Name 27.3 Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description C0- K3 PC7 I Analog Analog comparator 0 negative input. C0o C2 G18 PD0 (5) PL2 (5) O TTL C1+ M1 PC5 I Analog Analog comparator 1 positive input. C1- M2 PC4 I Analog Analog comparator 1 negative input. C1o C1 J18 PD1 (5) PL3 (5) O TTL C2+ D6 PP0 I Analog Analog comparator 2 positive input.
PAGE 1918
Analog Comparators Important: The ASRCP bits in the ACCTL register must be set before using the analog comparators. 27.3.1 Internal Reference Programming The structure of the internal reference is shown in Figure 27-3 on page 1918. The internal reference is controlled by a single configuration register (ACREFCTL). Figure 27-3.
PAGE 1919
Tiva™ TM4C129XNCZAD Microcontroller Table 27-2. Internal Reference Voltage and ACREFCTL Field Values (continued) ACREFCTL Register EN Bit Value RNG Bit Value RNG=0 Output Reference Voltage Based on VREF Field Value VIREF High Range: 16 voltage threshold values indexed by VREF = 0x0 .. 0xF Ideal starting voltage (VREF=0): VDDA / 4.2 Ideal step size: VDDA/ 29.4 Ideal VIREF threshold values: VIREF (VREF) = VDDA / 4.2 + VREF * (VDDA/ 29.4), for VREF = 0x0 ..
PAGE 1920
Analog Comparators Table 27-4. Analog Comparator Voltage Reference Characteristics, VDDA = 3.3V, EN= 1, and RNG = 1 27.4 VREF Value VIREF Min Ideal VIREF VIREF Max Unit 0x0 0.000 0.000 0.074 V 0x1 0.076 0.149 0.223 V 0x2 0.225 0.298 0.372 V 0x3 0.374 0.448 0.521 V 0x4 0.523 0.597 0.670 V 0x5 0.672 0.746 0.820 V 0x6 0.822 0.895 0.969 V 0x7 0.971 1.044 1.118 V 0x8 1.120 1.193 1.267 V 0x9 1.269 1.343 1.416 V 0xA 1.418 1.492 1.565 V 0xB 1.567 1.
PAGE 1921
Tiva™ TM4C129XNCZAD Microcontroller 27.5 Register Map Table 27-5 on page 1921 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000. Note that the analog comparator clock must be enabled before the registers can be programmed (see page 413). There must be a delay of 3 system clocks after the analog comparator module clock is enabled before any analog comparator module registers are accessed.
PAGE 1922
Analog Comparators Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000 This register provides a summary of the interrupt status (masked) of the comparators. Analog Comparator Masked Interrupt Status (ACMIS) Base 0x4003.C000 Offset 0x000 Type RW1C, reset 0x0000.
PAGE 1923
Tiva™ TM4C129XNCZAD Microcontroller Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004 This register provides a summary of the interrupt status (raw) of the comparators. The bits in this register must be enabled to generate interrupts using the ACINTEN register. Analog Comparator Raw Interrupt Status (ACRIS) Base 0x4003.C000 Offset 0x004 Type RO, reset 0x0000.
PAGE 1924
Analog Comparators Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008 This register provides the interrupt enable for the comparators. Analog Comparator Interrupt Enable (ACINTEN) Base 0x4003.C000 Offset 0x008 Type RW, reset 0x0000.
PAGE 1925
Tiva™ TM4C129XNCZAD Microcontroller Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010 This register specifies whether the resistor ladder is powered on as well as the range and tap. Analog Comparator Reference Voltage Control (ACREFCTL) Base 0x4003.C000 Offset 0x010 Type RW, reset 0x0000.
PAGE 1926
Analog Comparators Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040 Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x060 These registers specify the current output value of the comparator. Analog Comparator Status n (ACSTATn) Base 0x4003.C000 Offset 0x020 Type RO, reset 0x0000.
PAGE 1927
Tiva™ TM4C129XNCZAD Microcontroller Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x024 Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x044 Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x064 These registers configure the comparator's input and output. Analog Comparator Control n (ACCTLn) Base 0x4003.C000 Offset 0x024 Type RW, reset 0x0000.
PAGE 1928
Analog Comparators Bit/Field Name Type Reset 6:5 TSEN RW 0x0 Description Trigger Sense The TSEN field specifies the sense of the comparator output that generates an ADC event. The sense conditioning is as follows: Value Description 4 ISLVAL RW 0 0x0 Level sense, see TSLVAL 0x1 Falling edge 0x2 Rising edge 0x3 Either edge Interrupt Sense Level Value Value Description 3:2 ISEN RW 0x0 0 An interrupt is generated if the comparator output is Low.
PAGE 1929
Tiva™ TM4C129XNCZAD Microcontroller Register 11: Analog Comparator Peripheral Properties (ACMPPP), offset 0xFC0 The ACMPPP register provides information regarding the properties of the analog comparator module. Analog Comparator Peripheral Properties (ACMPPP) Base 0x4003.C000 Offset 0xFC0 Type RO, reset 0x0007.
PAGE 1930
Analog Comparators Bit/Field Name Type Reset 1 CMP1 RO 0x1 Description Comparator 1 Present Value Description 0 CMP0 RO 0x1 0 Comparator 1 is not present. 1 Comparator 1 is present. Comparator 0 Present Value Description 0 Comparator 0 is not present. 1 Comparator 0 is present.
PAGE 1931
Tiva™ TM4C129XNCZAD Microcontroller 28 Pulse Width Modulator (PWM) Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.
PAGE 1932
Pulse Width Modulator (PWM) ■ Can initiate an ADC sample sequence The control block determines the polarity of the PWM signals and which signals are passed through to the pins. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.
PAGE 1933
Tiva™ TM4C129XNCZAD Microcontroller Figure 28-1.
PAGE 1934
Pulse Width Modulator (PWM) 28.2 Signal Description The following table lists the external signals of the PWM module and describes the function of each. The PWM controller signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these PWM signals.
PAGE 1935
Tiva™ TM4C129XNCZAD Microcontroller 28.3.2 PWM Timer The timer in each PWM generator runs in one of two modes: Count-Down mode or Count-Up/Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on.
PAGE 1936
Pulse Width Modulator (PWM) Figure 28-3. PWM Count-Down Mode LOAD COMPA COMPB 0 load zero cmpA cmpB dir BDown ADown Figure 28-4. PWM Count-Up/Down Mode LOAD COMPA COMPB 0 load zero cmpA cmpB dir BUp AUp 28.3.4 BDown ADown PWM Signal Generator Each PWM generator takes the load, zero, cmpA, and cmpB pulses (qualified by the dir signal) and generates two internal PWM signals, pwmA and pwmB.
PAGE 1937
Tiva™ TM4C129XNCZAD Microcontroller Figure 28-5. PWM Generation Example In Count-Up/Down Mode LOAD COMPA COMPB 0 pwmA pwmB In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events.
PAGE 1938
Pulse Width Modulator (PWM) within the pwmA or pwmB signal. Note that interrupts and ADC triggers are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account. 28.3.7 Synchronization Methods The PWM module provides four PWM generators, each providing two PWM outputs that may be used in a wide variety of applications. Generally speaking, the PWM is used in one of two categories of operation: ■ Unsynchronized.
PAGE 1939
Tiva™ TM4C129XNCZAD Microcontroller ■ Module-Level Register: PWMENABLE (based on the state of the ENUPDn bits in the PWMENUPD register). ■ Generator Register: PWMnGENA, PWMnGENB, PWMnDBCTL, PWMnDBRISE, and PWMnDBFALL (based on the state of various Update mode bits and fields in the PWMnCTL register (GENAUPD; GENBUPD; DBCTLUPD; DBRISEUPD; DBFALLUPD)).
PAGE 1940
Pulse Width Modulator (PWM) 28.3.9 Output Control Block The output control block takes care of the final conditioning of the pwmA' and pwmB' signals before they go to the pins as the MnPWMn signals. Via a single register, the PWM Output Enable (PWNENABLE) register, the set of PWM signals that are actually enabled to the pins can be modified.
PAGE 1941
Tiva™ TM4C129XNCZAD Microcontroller ■ Write the PWM0LOAD register with a value of 0x0000.018F. 8. Set the pulse width of the MnPWM0 pin for a 25% duty cycle. ■ Write the PWM0CMPA register with a value of 0x0000.012B. 9. Set the pulse width of the MnPWM1 pin for a 75% duty cycle. ■ Write the PWM0CMPB register with a value of 0x0000.0063. 10. Start the timers in PWM generator 0. ■ Write the PWM0CTL register with a value of 0x0000.0001. 11. Enable PWM outputs.
PAGE 1942
Pulse Width Modulator (PWM) Table 28-2. PWM Register Map (continued) Description See page 0x0000.0000 PWM0 Interrupt Status and Clear 1980 RW 0x0000.0000 PWM0 Load 1982 PWM0COUNT RO 0x0000.0000 PWM0 Counter 1983 0x058 PWM0CMPA RW 0x0000.0000 PWM0 Compare A 1984 0x05C PWM0CMPB RW 0x0000.0000 PWM0 Compare B 1985 0x060 PWM0GENA RW 0x0000.0000 PWM0 Generator A Control 1986 0x064 PWM0GENB RW 0x0000.0000 PWM0 Generator B Control 1989 0x068 PWM0DBCTL RW 0x0000.
PAGE 1943
Tiva™ TM4C129XNCZAD Microcontroller Table 28-2. PWM Register Map (continued) Description See page 0x0000.0000 PWM2 Interrupt Status and Clear 1980 RW 0x0000.0000 PWM2 Load 1982 PWM2COUNT RO 0x0000.0000 PWM2 Counter 1983 0x0D8 PWM2CMPA RW 0x0000.0000 PWM2 Compare A 1984 0x0DC PWM2CMPB RW 0x0000.0000 PWM2 Compare B 1985 0x0E0 PWM2GENA RW 0x0000.0000 PWM2 Generator A Control 1986 0x0E4 PWM2GENB RW 0x0000.0000 PWM2 Generator B Control 1989 0x0E8 PWM2DBCTL RW 0x0000.
PAGE 1944
Pulse Width Modulator (PWM) Table 28-2. PWM Register Map (continued) Description See page 0x0000.0000 PWM1 Fault Pin Logic Sense 2001 - 0x0000.0000 PWM1 Fault Status 0 2002 - 0x0000.0000 PWM1 Fault Status 1 2004 RW 0x0000.0000 PWM2 Fault Pin Logic Sense 2001 PWM2FLTSTAT0 - 0x0000.0000 PWM2 Fault Status 0 2002 0x908 PWM2FLTSTAT1 - 0x0000.0000 PWM2 Fault Status 1 2004 0x980 PWM3FLTSEN RW 0x0000.0000 PWM3 Fault Pin Logic Sense 2001 0x984 PWM3FLTSTAT0 - 0x0000.
PAGE 1945
Tiva™ TM4C129XNCZAD Microcontroller Register 1: PWM Master Control (PWMCTL), offset 0x000 This register provides master control over the PWM generation blocks. PWM Master Control (PWMCTL) 22 21 20 19 18 17 16 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 8 7 6 5 4 3 2 1 0 GLOBALSYNC3 GLOBALSYNC2 GLOBALSYNC1 GLOBALSYNC0 PWM0 base: 0x4002.8000 Offset 0x000 Type RW, reset 0x0000.
PAGE 1946
Pulse Width Modulator (PWM) Bit/Field Name Type Reset 1 GLOBALSYNC1 RW 0 Description Update PWM Generator 1 Value Description 0 No effect. 1 Any queued update to a load or comparator register in PWM generator 1 is applied the next time the corresponding counter becomes zero. This bit automatically clears when the updates have completed; it cannot be cleared by software. 0 GLOBALSYNC0 RW 0 Update PWM Generator 0 Value Description 0 No effect.
PAGE 1947
Tiva™ TM4C129XNCZAD Microcontroller Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004 This register provides a method to perform synchronization of the counters in the PWM generation blocks. Setting a bit in this register causes the specified counter to reset back to 0; setting multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.
PAGE 1948
Pulse Width Modulator (PWM) Register 3: PWM Output Enable (PWMENABLE), offset 0x008 This register provides a master control of which generated pwmA' and pwmB' signals are output to the MnPWMn pins. By disabling a PWM output, the generation process can continue (for example, when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding pwmA' or pwmB' signal is passed through to the output stage.
PAGE 1949
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 PWM4EN RW 0 Description MnPWM4 Output Enable Value Description 3 PWM3EN RW 0 0 The MnPWM4 signal has a zero value. 1 The generated pwm2A' signal is passed to the MnPWM4 pin. MnPWM3 Output Enable Value Description 2 PWM2EN RW 0 0 The MnPWM3 signal has a zero value. 1 The generated pwm1B' signal is passed to the MnPWM3 pin. MnPWM2 Output Enable Value Description 1 PWM1EN RW 0 0 The MnPWM2 signal has a zero value.
PAGE 1950
Pulse Width Modulator (PWM) Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C This register provides a master control of the polarity of the MnPWMn signals on the device pins. The pwmA' and pwmB' signals generated by the PWM generator are active High; but can be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive signals can be High.
PAGE 1951
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 PWM3INV RW 0 Description Invert MnPWM3 Signal Value Description 2 PWM2INV RW 0 0 The MnPWM3 signal is not inverted. 1 The MnPWM3 signal is inverted. Invert MnPWM2 Signal Value Description 1 PWM1INV RW 0 0 The MnPWM2 signal is not inverted. 1 The MnPWM2 signal is inverted. Invert MnPWM1 Signal Value Description 0 PWM0INV RW 0 0 The MnPWM1 signal is not inverted. 1 The MnPWM1 signal is inverted.
PAGE 1952
Pulse Width Modulator (PWM) Register 5: PWM Output Fault (PWMFAULT), offset 0x010 This register controls the behavior of the MnPWMn outputs in the presence of fault conditions. Both the fault inputs (MnFAULTn pins and digital comparator outputs) and debug events are considered fault conditions. On a fault condition, each pwmA' or pwmB' signal can be passed through unmodified or driven to the value specified by the corresponding bit in the PWMFAULTVAL register.
PAGE 1953
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 FAULT4 RW 0 Description MnPWM4 Fault Value Description 3 FAULT3 RW 0 0 The generated pwm2A' signal is passed to the MnPWM4 pin. 1 The MnPWM4 output signal is driven to the value specified by the PWM4 bit in the PWMFAULTVAL register. MnPWM3 Fault Value Description 2 FAULT2 RW 0 0 The generated pwm1B' signal is passed to the MnPWM3 pin.
PAGE 1954
Pulse Width Modulator (PWM) Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014 This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generators. Note: The "n" in the INTFAULTn and INTPWMn bits in this register correspond to the PWM generators, not to the FAULTn signals. PWM Interrupt Enable (PWMINTEN) PWM0 base: 0x4002.8000 Offset 0x014 Type RW, reset 0x0000.
PAGE 1955
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 16 INTFAULT0 RW 0 Description Interrupt Fault 0 Value Description 15:4 reserved RO 0x000 3 INTPWM3 RW 0 0 The fault condition for PWM generator 0 is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the fault condition for PWM generator 0 is asserted. Software should not rely on the value of a reserved bit.
PAGE 1956
Pulse Width Modulator (PWM) Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018 This register provides the current set of interrupt sources that are asserted, regardless of whether they are enabled to cause an interrupt to be asserted to the interrupt controller. The fault interrupt is asserted based on the fault condition source that is specified by the PWMnCTL, PWMnFLTSRC0 and PWMnFLTSRC1 registers.
PAGE 1957
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 17 INTFAULT1 RO 0 Description Interrupt Fault PWM 1 Value Description 0 The fault condition for PWM generator 1 has not been asserted. 1 The fault condition for PWM generator 1 is asserted. Note: 16 INTFAULT0 RO 0 If the LATCH bit is set in the PWM1CTL register, the INTFAULT1 bit in this register can be cleared by writing a 1 to the INTFAULT1 bit in the PWMISC register.
PAGE 1958
Pulse Width Modulator (PWM) Bit/Field Name Type Reset 0 INTPWM0 RO 0 Description PWM0 Interrupt Asserted Value Description 0 The PWM generator 0 block interrupt has not been asserted. 1 The PWM generator 0 block interrupt is asserted. The PWM0RIS register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the PWM0ISC register.
PAGE 1959
Tiva™ TM4C129XNCZAD Microcontroller Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C This register provides a summary of the interrupt status of the individual PWM generator blocks. If a fault interrupt is set, the corresponding MnFAULTn input has caused an interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status. If an block interrupt bit is set, the corresponding generator block is asserting an interrupt.
PAGE 1960
Pulse Width Modulator (PWM) Bit/Field Name Type Reset 17 INTFAULT1 RW1C 0 Description FAULT1 Interrupt Asserted Value Description 0 The fault condition for PWM generator 1 has not been asserted or is not enabled. 1 An enabled interrupt for the fault condition for PWM generator 1 is asserted or is latched. Writing a 1 to this bit clears it and the INTFAULT1 bit in the PWMRIS register.
PAGE 1961
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 INTPWM0 RO 0 Description PWM0 Interrupt Status Value Description 0 The PWM generator 0 block interrupt is not asserted or is not enabled. 1 An enabled interrupt for the PWM generator 0 block is asserted. The PWM0RIS register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the PWM0ISC register.
PAGE 1962
Pulse Width Modulator (PWM) Register 9: PWM Status (PWMSTATUS), offset 0x020 This register provides the unlatched status of the PWM generator fault condition. PWM Status (PWMSTATUS) PWM0 base: 0x4002.8000 Offset 0x020 Type RO, reset 0x0000.
PAGE 1963
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 0 FAULT0 RO 0 Description Generator 0 Fault Status Value Description 0 The fault condition for PWM generator 0 is not asserted. 1 The fault condition for PWM generator 0 is asserted. If the FLTSRC bit in the PWM0CTL register is clear, the input is the source of the fault condition, and is therefore asserted.
PAGE 1964
Pulse Width Modulator (PWM) Register 10: PWM Fault Condition Value (PWMFAULTVAL), offset 0x024 This register specifies the output value driven on the MnPWMn signals during a fault condition if enabled by the corresponding bit in the PWMFAULT register. Note that if the corresponding bit in the PWMINVERT register is set, the output value is driven to the logical NOT of the bit value in this register. PWM Fault Condition Value (PWMFAULTVAL) PWM0 base: 0x4002.8000 Offset 0x024 Type RW, reset 0x0000.
PAGE 1965
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 PWM4 RW 0 Description MnPWM4 Fault Value Value Description 3 PWM3 RW 0 0 The MnPWM4 output signal is driven Low during fault conditions if the FAULT4 bit in the PWMFAULT register is set. 1 The MnPWM4 output signal is driven High during fault conditions if the FAULT4 bit in the PWMFAULT register is set.
PAGE 1966
Pulse Width Modulator (PWM) Register 11: PWM Enable Update (PWMENUPD), offset 0x028 This register specifies when updates to the PWMnEN bit in the PWMENABLE register are performed. The PWMnEN bit enables the pwmA' or pwmB' output to be passed to the microcontroller's pin. Updates can be immediate or locally or globally synchronized to the next synchronous update. PWM Enable Update (PWMENUPD) PWM0 base: 0x4002.8000 Offset 0x028 Type RW, reset 0x0000.
PAGE 1967
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 13:12 ENUPD6 RW 0 Description MnPWM6 Enable Update Mode Value Description 0x0 Immediate Writes to the PWM6EN bit in the PWMENABLE register are used by the PWM generator immediately. 0x1 Reserved 0x2 Locally Synchronized Writes to the PWM6EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0.
PAGE 1968
Pulse Width Modulator (PWM) Bit/Field Name Type Reset 7:6 ENUPD3 RW 0 Description MnPWM3 Enable Update Mode Value Description 0x0 Immediate Writes to the PWM3EN bit in the PWMENABLE register are used by the PWM generator immediately. 0x1 Reserved 0x2 Locally Synchronized Writes to the PWM3EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0.
PAGE 1969
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 1:0 ENUPD0 RW 0 Description MnPWM0 Enable Update Mode Value Description 0x0 Immediate Writes to the PWM0EN bit in the PWMENABLE register are used by the PWM generator immediately. 0x1 Reserved 0x2 Locally Synchronized Writes to the PWM0EN bit in the PWMENABLE register are used by the PWM generator the next time the counter is 0.
PAGE 1970
Pulse Width Modulator (PWM) Register 12: PWM0 Control (PWM0CTL), offset 0x040 Register 13: PWM1 Control (PWM1CTL), offset 0x080 Register 14: PWM2 Control (PWM2CTL), offset 0x0C0 Register 15: PWM3 Control (PWM3CTL), offset 0x100 These registers configure the PWM signal generation blocks (PWM0CTL controls the PWM generator 0 block, and so on). The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via these registers.
PAGE 1971
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 17 MINFLTPER RW 0 Description Minimum Fault Period This bit specifies that the PWM generator enables a one-shot counter to provide a minimum fault condition period. The timer begins counting on the rising edge of the fault condition to extend the condition for a minimum duration of the count value. The timer ignores the state of the fault condition while counting. The minimum fault delay is in effect only when the MINFLTPER bit is set.
PAGE 1972
Pulse Width Modulator (PWM) Bit/Field Name Type Reset 13:12 DBRISEUPD RW 0x0 Description PWMnDBRISE Update Mode Value Description 0x0 Immediate The PWMnDBRISE register value is immediately updated on a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0.
PAGE 1973
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 7:6 GENAUPD RW 0x0 Description PWMnGENA Update Mode Value Description 0x0 Immediate The PWMnGENA register value is immediately updated on a write. 0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0.
PAGE 1974
Pulse Width Modulator (PWM) Bit/Field Name Type Reset 2 DEBUG RW 0 Description Debug Mode Value Description 1 MODE RW 0 0 The counter stops running when it next reaches 0 and continues running again when no longer in Debug mode. 1 The counter always runs when in Debug mode. Counter Mode Value Description 0 ENABLE RW 0 0 The counter counts down from the load value to 0 and then wraps back to the load value (Count-Down mode).
PAGE 1975
Tiva™ TM4C129XNCZAD Microcontroller Register 16: PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 Register 17: PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084 Register 18: PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4 Register 19: PWM3 Interrupt and Trigger Enable (PWM3INTEN), offset 0x104 These registers control the interrupt and ADC trigger generation capabilities of the PWM generators (PWM0INTEN controls the PWM generator 0 block, and so on).
PAGE 1976
Pulse Width Modulator (PWM) Bit/Field Name Type Reset 12 TRCMPBU RW 0 Description Trigger for Counter=PWMnCMPB Up Value Description 11 TRCMPAD RW 0 0 No ADC trigger is output. 1 An ADC trigger pulse is output when the counter matches the value in the PWMnCMPB register value while counting up. Trigger for Counter=PWMnCMPA Down Value Description 10 TRCMPAU RW 0 0 No ADC trigger is output.
PAGE 1977
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 4 INTCMPBU RW 0 Description Interrupt for Counter=PWMnCMPB Up Value Description 3 INTCMPAD RW 0 0 No interrupt. 1 A raw interrupt occurs when the counter matches the value in the PWMnCMPB register value while counting up. Interrupt for Counter=PWMnCMPA Down Value Description 2 INTCMPAU RW 0 0 No interrupt. 1 A raw interrupt occurs when the counter matches the value in the PWMnCMPA register value while counting down.
PAGE 1978
Pulse Width Modulator (PWM) Register 20: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 Register 21: PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088 Register 22: PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8 Register 23: PWM3 Raw Interrupt Status (PWM3RIS), offset 0x108 These registers provide the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (PWM0RIS controls the PWM generator 0 block, and so on).
PAGE 1979
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 INTCMPAD RO 0 Description Comparator A Down Interrupt Status Value Description 0 An interrupt has not occurred. 1 The counter has matched the value in the PWMnCMPA register while counting down. This bit is cleared by writing a 1 to the INTCMPAD bit in the PWMnISC register. 2 INTCMPAU RO 0 Comparator A Up Interrupt Status Value Description 0 An interrupt has not occurred.
PAGE 1980
Pulse Width Modulator (PWM) Register 24: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C Register 25: PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C Register 26: PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC Register 27: PWM3 Interrupt Status and Clear (PWM3ISC), offset 0x10C These registers provide the current set of interrupt sources that are asserted to the interrupt controller (PWM0ISC controls the PWM generator 0 block, and so on).
PAGE 1981
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 INTCMPAD RW1C 0 Description Comparator A Down Interrupt Value Description 0 No interrupt has occurred or the interrupt is masked. 1 The INTCMPAD bits in the PWMnRIS and PWMnINTEN registers are set, providing an interrupt to the interrupt controller. This bit is cleared by writing a 1. Clearing this bit also clears the INTCMPAD bit in the PWMnRIS register.
PAGE 1982
Pulse Width Modulator (PWM) Register 28: PWM0 Load (PWM0LOAD), offset 0x050 Register 29: PWM1 Load (PWM1LOAD), offset 0x090 Register 30: PWM2 Load (PWM2LOAD), offset 0x0D0 Register 31: PWM3 Load (PWM3LOAD), offset 0x110 These registers contain the load value for the PWM counter (PWM0LOAD controls the PWM generator 0 block, and so on).
PAGE 1983
Tiva™ TM4C129XNCZAD Microcontroller Register 32: PWM0 Counter (PWM0COUNT), offset 0x054 Register 33: PWM1 Counter (PWM1COUNT), offset 0x094 Register 34: PWM2 Counter (PWM2COUNT), offset 0x0D4 Register 35: PWM3 Counter (PWM3COUNT), offset 0x114 These registers contain the current value of the PWM counter (PWM0COUNT is the value of the PWM generator 0 block, and so on).
PAGE 1984
Pulse Width Modulator (PWM) Register 36: PWM0 Compare A (PWM0CMPA), offset 0x058 Register 37: PWM1 Compare A (PWM1CMPA), offset 0x098 Register 38: PWM2 Compare A (PWM2CMPA), offset 0x0D8 Register 39: PWM3 Compare A (PWM3CMPA), offset 0x118 These registers contain a value to be compared against the counter (PWM0CMPA controls the PWM generator 0 block, and so on).
PAGE 1985
Tiva™ TM4C129XNCZAD Microcontroller Register 40: PWM0 Compare B (PWM0CMPB), offset 0x05C Register 41: PWM1 Compare B (PWM1CMPB), offset 0x09C Register 42: PWM2 Compare B (PWM2CMPB), offset 0x0DC Register 43: PWM3 Compare B (PWM3CMPB), offset 0x11C These registers contain a value to be compared against the counter (PWM0CMPB controls the PWM generator 0 block, and so on).
PAGE 1986
Pulse Width Modulator (PWM) Register 44: PWM0 Generator A Control (PWM0GENA), offset 0x060 Register 45: PWM1 Generator A Control (PWM1GENA), offset 0x0A0 Register 46: PWM2 Generator A Control (PWM2GENA), offset 0x0E0 Register 47: PWM3 Generator A Control (PWM3GENA), offset 0x120 These registers control the generation of the pwmA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (PWM0GENA controls the PWM generator 0 block, a
PAGE 1987
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 11:10 ACTCMPBD RW 0x0 Description Action for Comparator B Down This field specifies the action to be taken when the counter matches comparator B while counting down. Value Description 9:8 ACTCMPBU RW 0x0 0x0 Do nothing. 0x1 Invert pwmA. 0x2 Drive pwmA Low. 0x3 Drive pwmA High. Action for Comparator B Up This field specifies the action to be taken when the counter matches comparator B while counting up.
PAGE 1988
Pulse Width Modulator (PWM) Bit/Field Name Type Reset 3:2 ACTLOAD RW 0x0 Description Action for Counter=LOAD This field specifies the action to be taken when the counter matches the value in the PWMnLOAD register. Value Description 1:0 ACTZERO RW 0x0 0x0 Do nothing. 0x1 Invert pwmA. 0x2 Drive pwmA Low. 0x3 Drive pwmA High. Action for Counter=0 This field specifies the action to be taken when the counter is zero. Value Description 0x0 Do nothing. 0x1 Invert pwmA.
PAGE 1989
Tiva™ TM4C129XNCZAD Microcontroller Register 48: PWM0 Generator B Control (PWM0GENB), offset 0x064 Register 49: PWM1 Generator B Control (PWM1GENB), offset 0x0A4 Register 50: PWM2 Generator B Control (PWM2GENB), offset 0x0E4 Register 51: PWM3 Generator B Control (PWM3GENB), offset 0x124 These registers control the generation of the pwmB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (PWM0GENB controls the PWM generator 0
PAGE 1990
Pulse Width Modulator (PWM) Bit/Field Name Type Reset 11:10 ACTCMPBD RW 0x0 Description Action for Comparator B Down This field specifies the action to be taken when the counter matches comparator B while counting down. Value Description 9:8 ACTCMPBU RW 0x0 0x0 Do nothing. 0x1 Invert pwmB. 0x2 Drive pwmB Low. 0x3 Drive pwmB High. Action for Comparator B Up This field specifies the action to be taken when the counter matches comparator B while counting up.
PAGE 1991
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3:2 ACTLOAD RW 0x0 Description Action for Counter=LOAD This field specifies the action to be taken when the counter matches the load value. Value Description 1:0 ACTZERO RW 0x0 0x0 Do nothing. 0x1 Invert pwmB. 0x2 Drive pwmB Low. 0x3 Drive pwmB High. Action for Counter=0 This field specifies the action to be taken when the counter is 0. Value Description 0x0 Do nothing. 0x1 Invert pwmB. 0x2 Drive pwmB Low.
PAGE 1992
Pulse Width Modulator (PWM) Register 52: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 Register 53: PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 Register 54: PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8 Register 55: PWM3 Dead-Band Control (PWM3DBCTL), offset 0x128 The PWMnDBCTL register controls the dead-band generator, which produces the MnPWMn signals based on the pwmA and pwmB signals.
PAGE 1993
Tiva™ TM4C129XNCZAD Microcontroller Register 56: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C Register 57: PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC Register 58: PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC Register 59: PWM3 Dead-Band Rising-Edge Delay (PWM3DBRISE), offset 0x12C The PWMnDBRISE register contains the number of clock cycles to delay the rising edge of the pwmA signal when generating the pwmA' signal.
PAGE 1994
Pulse Width Modulator (PWM) Register 60: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070 Register 61: PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0 Register 62: PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0 Register 63: PWM3 Dead-Band Falling-Edge-Delay (PWM3DBFALL), offset 0x130 The PWMnDBFALL register contains the number of clock cycles to delay the rising edge of the pwmB' signal from the falling edge of the pwmA signal.
PAGE 1995
Tiva™ TM4C129XNCZAD Microcontroller Register 64: PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074 Register 65: PWM1 Fault Source 0 (PWM1FLTSRC0), offset 0x0B4 Register 66: PWM2 Fault Source 0 (PWM2FLTSRC0), offset 0x0F4 Register 67: PWM3 Fault Source 0 (PWM3FLTSRC0), offset 0x134 This register specifies which fault pin inputs are used to generate a fault condition. Each bit in the following register indicates whether the corresponding fault pin is included in the fault condition.
PAGE 1996
Pulse Width Modulator (PWM) Bit/Field Name Type Reset 2 FAULT2 RW 0 Description Fault2 Input Value Description 0 The Fault2 signal is suppressed and cannot generate a fault condition. 1 The Fault2 signal value is ORed with all other fault condition generation inputs (Faultn signals and digital comparators). Note: 1 FAULT1 RW 0 The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.
PAGE 1997
Tiva™ TM4C129XNCZAD Microcontroller Register 68: PWM0 Fault Source 1 (PWM0FLTSRC1), offset 0x078 Register 69: PWM1 Fault Source 1 (PWM1FLTSRC1), offset 0x0B8 Register 70: PWM2 Fault Source 1 (PWM2FLTSRC1), offset 0x0F8 Register 71: PWM3 Fault Source 1 (PWM3FLTSRC1), offset 0x138 This register specifies which digital comparator triggers from the ADC are used to generate a fault condition.
PAGE 1998
Pulse Width Modulator (PWM) Bit/Field Name Type Reset 6 DCMP6 RW 0 Description Digital Comparator 6 Value Description 0 The trigger from digital comparator 6 is suppressed and cannot generate a fault condition. 1 The trigger from digital comparator 6 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators). Note: 5 DCMP5 RW 0 The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.
PAGE 1999
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 2 DCMP2 RW 0 Description Digital Comparator 2 Value Description 0 The trigger from digital comparator 2 is suppressed and cannot generate a fault condition. 1 The trigger from digital comparator 2 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators). Note: 1 DCMP1 RW 0 The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.
PAGE 2000
Pulse Width Modulator (PWM) Register 72: PWM0 Minimum Fault Period (PWM0MINFLTPER), offset 0x07C Register 73: PWM1 Minimum Fault Period (PWM1MINFLTPER), offset 0x0BC Register 74: PWM2 Minimum Fault Period (PWM2MINFLTPER), offset 0x0FC Register 75: PWM3 Minimum Fault Period (PWM3MINFLTPER), offset 0x13C If the MINFLTPER bit in the PWMnCTL register is set, this register specifies the 16-bit time-extension value to be used in extending the fault condition.
PAGE 2001
Tiva™ TM4C129XNCZAD Microcontroller Register 76: PWM0 Fault Pin Logic Sense (PWM0FLTSEN), offset 0x800 Register 77: PWM1 Fault Pin Logic Sense (PWM1FLTSEN), offset 0x880 Register 78: PWM2 Fault Pin Logic Sense (PWM2FLTSEN), offset 0x900 Register 79: PWM3 Fault Pin Logic Sense (PWM3FLTSEN), offset 0x980 This register defines the PWM fault pin logic sense. PWMn Fault Pin Logic Sense (PWMnFLTSEN) PWM0 base: 0x4002.8000 Offset 0x800 Type RW, reset 0x0000.
PAGE 2002
Pulse Width Modulator (PWM) Register 80: PWM0 Fault Status 0 (PWM0FLTSTAT0), offset 0x804 Register 81: PWM1 Fault Status 0 (PWM1FLTSTAT0), offset 0x884 Register 82: PWM2 Fault Status 0 (PWM2FLTSTAT0), offset 0x904 Register 83: PWM3 Fault Status 0 (PWM3FLTSTAT0), offset 0x984 Along with the PWMnFLTSTAT1 register, this register provides status regarding the fault condition inputs.
PAGE 2003
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset Description 2 FAULT2 - 0 Fault Input 2 If the PWMnCTL register LATCH bit is clear, this bit is RO and represents the current state of the MnFAULT2 input signal after the logic sense adjustment. If the PWMnCTL register LATCH bit is set, this bit is RW1C and represents a sticky version of the MnFAULT2 input signal after the logic sense adjustment.
PAGE 2004
Pulse Width Modulator (PWM) Register 84: PWM0 Fault Status 1 (PWM0FLTSTAT1), offset 0x808 Register 85: PWM1 Fault Status 1 (PWM1FLTSTAT1), offset 0x888 Register 86: PWM2 Fault Status 1 (PWM2FLTSTAT1), offset 0x908 Register 87: PWM3 Fault Status 1 (PWM3FLTSTAT1), offset 0x988 Along with the PWMnFLTSTAT0 register, this register provides status regarding the fault condition inputs.
PAGE 2005
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 6 DCMP6 - 0 Description Digital Comparator 6 Trigger If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 6 trigger input. If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger. 5 DCMP5 - 0 ■ If DCMP6 is set, the trigger transitioned to the active state previously.
PAGE 2006
Pulse Width Modulator (PWM) Bit/Field Name Type Reset 2 DCMP2 - 0 Description Digital Comparator 2 Trigger If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 2 trigger input. If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger. 1 DCMP1 - 0 ■ If DCMP2 is set, the trigger transitioned to the active state previously.
PAGE 2007
Tiva™ TM4C129XNCZAD Microcontroller Register 88: PWM Peripheral Properties (PWMPP), offset 0xFC0 The PWMPP register provides information regarding the properties of the PWM module. PWM Peripheral Properties (PWMPP) PWM0 base: 0x4002.8000 Offset 0xFC0 Type RO, reset 0x0000.
PAGE 2008
Pulse Width Modulator (PWM) Bit/Field Name Type Reset Description 3:0 GCNT RO 0x4 Generators Value Description 0x0 No generators. 0x1 1 generator 0x2 2 generators 0x3 3 generators 0x4 4 generators 0x5 - 0xF reserved The number of PWM outputs is 2 times the number of PWM generators.
PAGE 2009
Tiva™ TM4C129XNCZAD Microcontroller Register 89: PWM Clock Configuration (PWMCC), offset 0xFC8 The PWMCC register controls the clock source for the PWM module. PWM Clock Configuration (PWMCC) PWM0 base: 0x4002.8000 Offset 0xFC8 Type RW, reset 0x0000.
PAGE 2010
Quadrature Encoder Interface (QEI) 29 Quadrature Encoder Interface (QEI) A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.
PAGE 2011
Tiva™ TM4C129XNCZAD Microcontroller Figure 29-1. QEI Block Diagram QEILOAD Control & Status Velocity Timer QEITIME QEICTL QEISTAT Velocity Accumulator Velocity Predivider PhA PhB QEICOUNT QEISPEED clk Quadrature Encoder dir QEIMAXPOS Position Integrator QEIPOS IDX QEIINTEN Interrupt Control Interrupt QEIRIS QEIISC Figure 29-2 on page 2012 shows the logic that is provided to allow the PhAn and PhBn signals to be inverted and/or swapped.
PAGE 2012
Quadrature Encoder Interface (QEI) Figure 29-2. QEI Input Signal Logic PhAn QEICTL.INVA 1 0 QEICTL.INVB QEICTL.SWAP PhA PhBn 1 PhB clk Quadrature Encoder dir 0 QEICTL.SWAP 29.2 Signal Description The following table lists the external signals of the QEI module and describes the function of each. The QEI signals are alternate functions for some GPIO signals and default to be GPIO signals at reset.
PAGE 2013
Tiva™ TM4C129XNCZAD Microcontroller PhAn and PhBn, can be swapped before being interpreted by the QEI module to change the meaning of forward and backward and to correct for miswiring of the system. Alternatively, the phase signals can be interpreted as a clock and direction signal as output by some encoders. The QEI module input signals have a digital noise filter on them that can be enabled to prevent spurious operation.
PAGE 2014
Quadrature Encoder Interface (QEI) Figure 29-3. Quadrature Encoder and Velocity Predivider Operation PhA PhB clk clkdiv dir pos -1 -1 -1 -1 -1 -1 -1 -1 -1 rel +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 +1 +1 +1 The period of the timer is configurable by specifying the load value for the timer in the QEI Timer Load (QEILOAD) register.
PAGE 2015
Tiva™ TM4C129XNCZAD Microcontroller could use a load value of 82, resulting in 32,800 as the divisor, which is 0.09% above 214. In this case a shift by 15 would be an adequate approximation of the divide in most cases. If absolute accuracy were required, the microcontroller's divide instruction could be used. The QEI module can produce a controller interrupt on several events: phase error, direction change, reception of the index pulse, and expiration of the velocity timer.
PAGE 2016
Quadrature Encoder Interface (QEI) Table 29-2. QEI Register Map Type Reset Description See page QEICTL RW 0x0000.0000 QEI Control 2017 0x004 QEISTAT RO 0x0000.0000 QEI Status 2020 0x008 QEIPOS RW 0x0000.0000 QEI Position 2021 0x00C QEIMAXPOS RW 0x0000.0000 QEI Maximum Position 2022 0x010 QEILOAD RW 0x0000.0000 QEI Timer Load 2023 0x014 QEITIME RO 0x0000.0000 QEI Timer 2024 0x018 QEICOUNT RO 0x0000.0000 QEI Velocity Counter 2025 0x01C QEISPEED RO 0x0000.
PAGE 2017
Tiva™ TM4C129XNCZAD Microcontroller Register 1: QEI Control (QEICTL), offset 0x000 This register contains the configuration of the QEI module. Separate enables are provided for the quadrature encoder and the velocity capture blocks; the quadrature encoder must be enabled in order to capture the velocity, but the velocity does not need to be captured in applications that do not need it.
PAGE 2018
Quadrature Encoder Interface (QEI) Bit/Field Name Type Reset 11 INVI RW 0 Description Invert Index Pulse Value Description 10 INVB RW 0 0 No effect. 1 Inverts the IDX input. Invert PhB Value Description 9 INVA RW 0 0 No effect. 1 Inverts the PhBn input. Invert PhA Value Description 8:6 VELDIV RW 0x0 0 No effect. 1 Inverts the PhAn input. Predivide Velocity This field defines the predivider of the input quadrature pulses before being applied to the QEICOUNT accumulator.
PAGE 2019
Tiva™ TM4C129XNCZAD Microcontroller Bit/Field Name Type Reset 3 CAPMODE RW 0 Description Capture Mode Note: When SIGMODE=1, the CAPMODE setting is not applicable and is reserved. Value Description 2 SIGMODE RW 0 0 Only the PhA edges are counted. 1 The PhA and PhB edges are counted, providing twice the positional resolution but half the range. Signal Mode Value Description 1 SWAP RW 0 0 The internal PhA and PhB signals operate as quadrature phase signals.
PAGE 2020
Quadrature Encoder Interface (QEI) Register 2: QEI Status (QEISTAT), offset 0x004 This register provides status about the operation of the QEI module. QEI Status (QEISTAT) QEI0 base: 0x4002.C000 Offset 0x004 Type RO, reset 0x0000.
PAGE 2021
Tiva™ TM4C129XNCZAD Microcontroller Register 3: QEI Position (QEIPOS), offset 0x008 This register contains the current value of the position integrator. The value is updated by the status of the QEI phase inputs and can be set to a specific value by writing to it. QEI Position (QEIPOS) QEI0 base: 0x4002.C000 Offset 0x008 Type RW, reset 0x0000.
PAGE 2022
Quadrature Encoder Interface (QEI) Register 4: QEI Maximum Position (QEIMAXPOS), offset 0x00C This register contains the maximum value of the position integrator. When moving forward, the position register resets to zero when it increments past this value. When moving in reverse, the position register resets to this value when it decrements from zero. QEI Maximum Position (QEIMAXPOS) QEI0 base: 0x4002.C000 Offset 0x00C Type RW, reset 0x0000.
PAGE 2023
Tiva™ TM4C129XNCZAD Microcontroller Register 5: QEI Timer Load (QEILOAD), offset 0x010 This register contains the load value for the velocity timer. Because this value is loaded into the timer on the clock cycle after the timer is zero, this value should be one less than the number of clocks in the desired period. So, for example, to have 2000 decimal clocks per timer period, this register should contain 1999 decimal. QEI Timer Load (QEILOAD) QEI0 base: 0x4002.C000 Offset 0x010 Type RW, reset 0x0000.
PAGE 2024
Quadrature Encoder Interface (QEI) Register 6: QEI Timer (QEITIME), offset 0x014 This register contains the current value of the velocity timer. This counter does not increment when the VELEN bit in the QEICTL register is clear. QEI Timer (QEITIME) QEI0 base: 0x4002.C000 Offset 0x014 Type RO, reset 0x0000.
PAGE 2025
Tiva™ TM4C129XNCZAD Microcontroller Register 7: QEI Velocity Counter (QEICOUNT), offset 0x018 This register contains the running count of velocity pulses for the current time period. Because this count is a running total, the time period to which it applies cannot be known with precision (that is, a read of this register does not necessarily correspond to the time returned by the QEITIME register because there is a small window of time between the two reads, during which either value may have changed).
PAGE 2026
Quadrature Encoder Interface (QEI) Register 8: QEI Velocity (QEISPEED), offset 0x01C This register contains the most recently measured velocity of the quadrature encoder. This value corresponds to the number of velocity pulses counted in the previous velocity timer period. This register does not update when the VELEN bit in the QEICTL register is clear. QEI Velocity (QEISPEED) QEI0 base: 0x4002.C000 Offset 0x01C Type RO, reset 0x0000.
PAGE 2027
Tiva™ TM4C129XNCZAD Microcontroller Register 9: QEI Interrupt Enable (QEIINTEN), offset 0x020 This register contains enables for each of the QEI module interrupts. An interrupt is asserted to the interrupt controller if the corresponding bit in this register is set. QEI Interrupt Enable (QEIINTEN) QEI0 base: 0x4002.C000 Offset 0x020 Type RW, reset 0x0000.
PAGE 2028
Quadrature Encoder Interface (QEI) Bit/Field Name Type Reset 0 INTINDEX RW 0 Description Index Pulse Detected Interrupt Enable Value Description 0 The INTINDEX interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the INTINDEX bit in the QEIRIS register is set.
PAGE 2029
Tiva™ TM4C129XNCZAD Microcontroller Register 10: QEI Raw Interrupt Status (QEIRIS), offset 0x024 This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (configured through the QEIINTEN register). If a bit is set, the latched event has occurred; if a bit is clear, the event in question has not occurred. QEI Raw Interrupt Status (QEIRIS) QEI0 base: 0x4002.C000 Offset 0x024 Type RO, reset 0x0000.
PAGE 2030
Quadrature Encoder Interface (QEI) Bit/Field Name Type Reset 0 INTINDEX RO 0 Description Index Pulse Asserted Value Description 0 An interrupt has not occurred. 1 The index pulse has occurred. This bit is cleared by writing a 1 to the INTINDEX bit in the QEIISC register.
PAGE 2031
Tiva™ TM4C129XNCZAD Microcontroller Register 11: QEI Interrupt Status and Clear (QEIISC), offset 0x028 This register provides the current set of interrupt sources that are asserted to the controller. If a bit is set, the latched event has occurred and is enabled to generate an interrupt; if a bit is clear the event in question has not occurred or is not enabled to generate an interrupt. This register is RW1C; writing a 1 to a bit position clears the bit and the corresponding interrupt reason.
PAGE 2032
Quadrature Encoder Interface (QEI) Bit/Field Name Type Reset 0 INTINDEX RW1C 0 Description Index Pulse Interrupt Value Description 0 No interrupt has occurred or the interrupt is masked. 1 The INTINDEX bits in the QEIRIS register and the QEIINTEN registers are set, providing an interrupt to the interrupt controller. This bit is cleared by writing a 1. Clearing this bit also clears the INTINDEX bit in the QEIRIS register.
PAGE 2033
Tiva™ TM4C129XNCZAD Microcontroller 30 Pin Diagram The TM4C129XNCZAD microcontroller pin diagram is shown below. Each GPIO signal is identified by its GPIO port unless it defaults to an alternate function on reset. In this case, the GPIO port name is followed by the default alternate function. To see a complete list of possible functions for each pin, see Table 31-5 on page 2087. Figure 30-1.
PAGE 2034
Signal Tables 31 Signal Tables The following tables list the signals available for each pin. Signals are configured as GPIOs on reset, except for those noted below. Use the GPIOAMSEL register (see page 817) to select analog mode. For a GPIO pin to be used for an alternate digital function, the corresponding bit in the GPIOAFSEL register (see page 801) must be set.
PAGE 2035
Tiva™ TM4C129XNCZAD Microcontroller 31.1 Signals by Pin Number Table 31-2. Signals by Pin Number Pin Number Pin Name Pin Type A1 GND - Power Ground reference for logic and I/O pins. A2 GND - Power Ground reference for logic and I/O pins. PD4 I/O TTL A4 A5 Buffer Type Description GPIO port D bit 4. AIN7 I Analog SSI1XDAT2 I/O TTL Analog-to-digital converter input 7. SSI Module 1 Bi-directional Data Pin 2. T3CCP0 I/O TTL 16/32-Bit Timer 3 Capture/Compare/PWM 0.
PAGE 2036
Signal Tables Table 31-2. Signals by Pin Number (continued) Pin Number A16 Pin Name Pin Type Buffer Type Description PB0 I/O TTL GPIO port B bit 0. CAN1Rx I TTL CAN module 1 receive. I2C5SCL I/O OD I2C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. T4CCP0 I/O TTL 16/32-Bit Timer 4 Capture/Compare/PWM 0. UART module 1 receive. U1Rx I TTL USB0ID I Analog PB2 I/O TTL GPIO port B bit 2.
PAGE 2037
Tiva™ TM4C129XNCZAD Microcontroller Table 31-2. Signals by Pin Number (continued) Pin Number Pin Name Pin Type Buffer Type Description PE5 I/O TTL AIN8 I Analog SSI1XDAT1 I/O TTL SSI Module 1 Bi-directional Data Pin 1 (SSI1RX in Legacy SSI Mode). PB5 I/O TTL GPIO port B bit 5. B5 B6 B7 AIN11 I Analog I/O OD I2C module 5 data. SSI1Clk I/O TTL SSI module 1 clock. U0RTS O TTL UART module 0 Request to Send modem flow control output signal. PE7 I/O TTL GPIO port E bit 7.
PAGE 2038
Signal Tables Table 31-2. Signals by Pin Number (continued) Pin Number B14 B15 B16 Pin Name Pin Type PS2 I/O TTL GPIO port S bit 2. LCDDATA22 O TTL LCD Data Pin 22 output. M0FAULT2 I TTL Motion Control Module 0 PWM Fault 2. T3CCP0 I/O TTL 16/32-Bit Timer 3 Capture/Compare/PWM 0. U1DSR I TTL UART module 1 Data Set Ready modem output control line. PC0 I/O TTL GPIO port C bit 0. SWCLK I TTL JTAG/SWD CLK. TCK I TTL JTAG/SWD CLK. PB1 I/O TTL GPIO port B bit 1.
PAGE 2039
Tiva™ TM4C129XNCZAD Microcontroller Table 31-2. Signals by Pin Number (continued) Pin Number Pin Name Pin Type C6 C8 Buffer Type Description PB4 I/O TTL AIN10 I Analog I2C5SCL I/O OD I2C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. SSI1Fss I/O TTL SSI module 1 frame signal. U0CTS I TTL UART module 0 Clear To Send modem flow control input signal. PJ0 I/O TTL GPIO port J bit 0.
PAGE 2040
Signal Tables Table 31-2. Signals by Pin Number (continued) Pin Number Pin Name Pin Type PP0 I/O TTL C2+ I Analog D8 Analog comparator 2 positive input. EN0INTRN I TTL Ethernet 0 Interrupt from the Ethernet PHY. I/O TTL SSI Module 3 Bi-directional Data Pin 2. T6CCP0 I/O TTL 16/32-Bit Timer 6 Capture/Compare/PWM 0. U6Rx I TTL UART module 6 receive. PP1 I/O TTL GPIO port P bit 1. C2- I Analog SSI3XDAT3 I/O TTL SSI Module 3 Bi-directional Data Pin 3.
PAGE 2041
Tiva™ TM4C129XNCZAD Microcontroller Table 31-2. Signals by Pin Number (continued) Pin Number Pin Name Pin Type Buffer Type Description VDDC - Power E13 NC - - PJ5 I/O TTL GPIO port J bit 5. E17 LCDDATA17 O TTL LCD Data Pin 17 output. U3CTS I TTL UART module 3 Clear To Send modem flow control input signal. PT2 I/O TTL GPIO port T bit 2. CAN1Rx I TTL CAN module 1 receive. LCDDATA18 O TTL LCD Data Pin 18 output. T7CCP0 I/O TTL 16/32-Bit Timer 7 Capture/Compare/PWM 0.
PAGE 2042
Signal Tables Table 31-2. Signals by Pin Number (continued) Pin Number Pin Name Pin Type PE2 I/O TTL G1 AIN1 I Analog U1DCD I TTL UART module 1 Data Carrier Detect modem status input signal. PE3 I/O TTL GPIO port E bit 3. AIN0 I Analog OWIRE I/O TTL 1-Wire Single Bus Pin. This signal is input only if 1-Wire Alternate Output is enabled. U1DTR O TTL UART module 1 Data Terminal Ready modem status input signal.
PAGE 2043
Tiva™ TM4C129XNCZAD Microcontroller Table 31-2. Signals by Pin Number (continued) Pin Number H4 Pin Name Pin Type Buffer Type Description PQ2 I/O TTL GPIO port Q bit 2. EPI0S22 I/O TTL EPI module 0 signal 22. SSI3XDAT0 I/O TTL SSI Module 3 Bi-directional Data Pin 0 (SSI3TX in Legacy SSI Mode). T7CCP0 I/O TTL 16/32-Bit Timer 7 Capture/Compare/PWM 0. H9 VDD - Power Positive supply for I/O and some logic. H10 GND - Power Ground reference for logic and I/O pins.
PAGE 2044
Signal Tables Table 31-2. Signals by Pin Number (continued) Pin Number J18 Pin Name Pin Type Buffer Type Description PL3 I/O TTL GPIO port L bit 3. C1o O TTL Analog comparator 1 output. EPI0S19 I/O TTL EPI module 0 signal 19. IDX0 I TTL QEI module 0 index. USB0D3 I/O TTL USB data 3. GPIO port K bit 2. PK2 I/O TTL AIN18 I Analog EPI0S2 I/O TTL EPI module 0 signal 2. U4RTS O TTL UART module 4 Request to Send modem flow control output line.
PAGE 2045
Tiva™ TM4C129XNCZAD Microcontroller Table 31-2. Signals by Pin Number (continued) Pin Number Pin Name Pin Type Buffer Type Description PG4 I/O TTL GPIO port G bit 4. EN0TXD0 O TTL Ethernet 0 Transmit Data 0. I2C3SCL I/O OD I2C module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. OWIRE I/O TTL 1-Wire Single Bus Pin. This signal is input only if 1-Wire Alternate Output is enabled.
PAGE 2046
Signal Tables Table 31-2. Signals by Pin Number (continued) Pin Number Pin Name Pin Type Buffer Type Description PQ7 I/O TTL GPIO port Q bit 7. U1RI I TTL UART module 1 Ring Indicator modem status input signal. M3 PQ3 I/O TTL GPIO port Q bit 3. EPI0S23 I/O TTL EPI module 0 signal 23. SSI3XDAT1 I/O TTL SSI Module 3 Bi-directional Data Pin 1 (SSI3RX in Legacy SSI Mode). T7CCP1 I/O TTL 16/32-Bit Timer 7 Capture/Compare/PWM 1.
PAGE 2047
Tiva™ TM4C129XNCZAD Microcontroller Table 31-2. Signals by Pin Number (continued) Pin Number Pin Name Pin Type N5 N10 N15 N16 N18 N19 PR0 I/O TTL GPIO port R bit 0. I2C1SCL I/O OD I2C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. LCDCP O TTL LCD Pixel Clock in Raster mode; read strobe or read/write strobe in LIDD mode M0PWM0 O TTL Motion Control Module 0 PWM 0.
PAGE 2048
Signal Tables Table 31-2. Signals by Pin Number (continued) Pin Number Pin Name Pin Type Buffer Type Description P10 VDD - Power Positive supply for I/O and some logic. P16 GND - Power Ground reference for logic and I/O pins. P17 VDD - Power Positive supply for I/O and some logic. P18 RST I TTL VBAT - Power PH2 I/O TTL GPIO port H bit 2. EPI0S2 I/O TTL EPI module 0 signal 2. U0DCD I TTL UART module 0 Data Carrier Detect modem status input signal.
PAGE 2049
Tiva™ TM4C129XNCZAD Microcontroller Table 31-2. Signals by Pin Number (continued) Pin Number Pin Name Pin Type PH5 I/O TTL GPIO port H bit 5. T2 EN0PPS O TTL Ethernet 0 Pulse-Per-Second (PPS) Output. U0RI I TTL UART module 0 Ring Indicator modem status input signal. PA2 I/O TTL GPIO port A bit 2. I2C8SCL I/O OD I2C module 8 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
PAGE 2050
Signal Tables Table 31-2. Signals by Pin Number (continued) Pin Number U5 Pin Name Pin Type Buffer Type Description PA3 I/O TTL GPIO port A bit 3. I2C8SDA I/O OD I2C module 8 data. SSI0Fss I/O TTL SSI module 0 frame signal T1CCP1 I/O TTL 16/32-Bit Timer 1 Capture/Compare/PWM 1. U4Tx O TTL UART module 4 transmit. PF0 I/O TTL GPIO port F bit 0. EN0LED0 O TTL Ethernet 0 LED 0. M0PWM0 O TTL Motion Control Module 0 PWM 0. This signal is controlled by Module 0 PWM Generator 0.
PAGE 2051
Tiva™ TM4C129XNCZAD Microcontroller Table 31-2. Signals by Pin Number (continued) Pin Number Pin Name V1 GND - Power PH7 I/O TTL GPIO port H bit 7. U5Tx O TTL UART module 5 transmit. U7Tx O TTL UART module 7 transmit. PA0 I/O TTL GPIO port A bit 0. V2 V3 V4 Pin Type Buffer Type Description CAN0Rx I TTL CAN module 0 receive. I2C9SCL I/O OD I2C module 9 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
PAGE 2052
Signal Tables Table 31-2. Signals by Pin Number (continued) Pin Number V9 V10 V11 Pin Name Pin Type Buffer Type Description PS4 I/O TTL GPIO port S bit 4. EN0TXD0 O TTL Ethernet 0 Transmit Data 0. LCDDATA06 I/O TTL LCD Data Pin 6 input/output. PhA0 I TTL QEI module 0 phase A. T4CCP0 I/O TTL 16/32-Bit Timer 4 Capture/Compare/PWM 0. PT1 I/O TTL GPIO port T bit 1. CAN0Tx O TTL CAN module 0 transmit. EN0RXD1 I TTL Ethernet 0 Receive Data 1.
PAGE 2053
Tiva™ TM4C129XNCZAD Microcontroller Table 31-2. Signals by Pin Number (continued) Pin Number Pin Name Pin Type W3 W4 PA1 I/O TTL GPIO port A bit 1. CAN0Tx O TTL CAN module 0 transmit. I2C9SDA I/O OD I2C module 9 data. T0CCP1 I/O TTL 16/32-Bit Timer 0 Capture/Compare/PWM 1. U0Tx O TTL UART module 0 transmit. PA5 I/O TTL GPIO port A bit 5. I2C7SDA I/O OD I2C module 7 data. SSI0XDAT1 I/O TTL SSI Module 0 Bi-directional Data Pin 1 (SSI0RX in Legacy SSI Mode).
PAGE 2054
Signal Tables Table 31-2. Signals by Pin Number (continued) Pin Number Pin Name Pin Type Buffer Type Description PK7 I/O TTL GPIO port K bit 7. EN0TXD3 O TTL Ethernet 0 Transmit Data 3. EPI0S24 I/O TTL EPI module 0 signal 24. I2C4SDA I/O OD I2C module 4 data. M0FAULT2 I TTL Motion Control Module 0 PWM Fault 2. RTCCLK O TTL Buffered version of the Hibernation module's 32.768-kHz clock.
PAGE 2055
Tiva™ TM4C129XNCZAD Microcontroller Table 31-3. Signals by Signal Name (continued) Pin Name Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description C0- K3 PC7 I Analog Analog comparator 0 negative input. C0o C2 G18 PD0 (5) PL2 (5) O TTL C1+ M1 PC5 I Analog Analog comparator 1 positive input. C1- M2 PC4 I Analog Analog comparator 1 negative input. C1o C1 J18 PD1 (5) PL3 (5) O TTL C2+ D6 PP0 I Analog Analog comparator 2 positive input.
PAGE 2056
Signal Tables Table 31-3. Signals by Signal Name (continued) Pin Name Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description EN0RXDV U14 R13 PG7 (14) PS7 (14) I TTL Ethernet 0 Receive Data Valid. EN0RXER V12 U10 PG6 (14) PS6 (14) I TTL Ethernet 0 Receive Error. EN0RXIN V13 fixed I/O TTL Ethernet PHY negative receive differential input. EN0RXIP W13 fixed I/O TTL Ethernet PHY positive receive differential input.
PAGE 2057
Tiva™ TM4C129XNCZAD Microcontroller Table 31-3. Signals by Signal Name (continued) Pin Name EPI0S21 Pin Number Pin Mux / Pin Assignment E2 PQ1 (15) Pin Type I/O Buffer Type Description TTL EPI module 0 signal 21. EPI0S22 H4 PQ2 (15) I/O TTL EPI module 0 signal 22. EPI0S23 M4 PQ3 (15) I/O TTL EPI module 0 signal 23. EPI0S24 W16 PK7 (15) I/O TTL EPI module 0 signal 24. EPI0S25 V16 PK6 (15) I/O TTL EPI module 0 signal 25. EPI0S26 H18 PL4 (15) I/O TTL EPI module 0 signal 26.
PAGE 2058
Signal Tables Table 31-3. Signals by Signal Name (continued) Pin Name Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description GNDX R18 fixed - Power GND for the Hibernation oscillator. When using a crystal clock source, this pin should be connected to digital ground along with the crystal load capacitors. When using an external oscillator, this pin should be connected to digital ground. GNDX2 D18 fixed - Power GND for the MOSC.
PAGE 2059
Tiva™ TM4C129XNCZAD Microcontroller Table 31-3. Signals by Signal Name (continued) Pin Name Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description I2C6SDA R7 F1 PA7 (2) PB7 (2) I/O OD I2C module 6 data. I2C7SCL V4 C2 PA4 (2) PD0 (2) I/O OD I2C module 7 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. I2C7SDA W4 C1 PA5 (2) PD1 (2) I/O OD I2C module 7 data.
PAGE 2060
Signal Tables Table 31-3. Signals by Signal Name (continued) Pin Name Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description LCDDATA21 D13 PS1 (15) O TTL LCD Data Pin 21 output. LCDDATA22 B14 PS2 (15) O TTL LCD Data Pin 22 output. LCDDATA23 A14 PS3 (15) O TTL LCD Data Pin 23 output.
PAGE 2061
Tiva™ TM4C129XNCZAD Microcontroller Table 31-3. Signals by Signal Name (continued) Pin Name Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description OWIRE G2 K17 V12 U14 D8 A8 PE3 (5) PG4 (5) PG6 (5) PG7 (5) PP4 (4) PP7 (5) I/O TTL 1-Wire Single Bus Pin. This signal is input only if 1-Wire Alternate Output is enabled. PA0 V3 - I/O TTL GPIO port A bit 0. PA1 W3 - I/O TTL GPIO port A bit 1. PA2 T6 - I/O TTL GPIO port A bit 2. PA3 U5 - I/O TTL GPIO port A bit 3.
PAGE 2062
Signal Tables Table 31-3. Signals by Signal Name (continued) Pin Name PE4 Pin Number Pin Mux / Pin Assignment A5 - Pin Type I/O Buffer Type Description TTL GPIO port E bit 4. PE5 B5 - I/O TTL GPIO port E bit 5. PE6 A7 - I/O TTL GPIO port E bit 6. PE7 B7 - I/O TTL GPIO port E bit 7. PF0 U6 - I/O TTL GPIO port F bit 0. PF1 V6 - I/O TTL GPIO port F bit 1. PF2 W6 - I/O TTL GPIO port F bit 2. PF3 T7 - I/O TTL GPIO port F bit 3.
PAGE 2063
Tiva™ TM4C129XNCZAD Microcontroller Table 31-3. Signals by Signal Name (continued) Pin Name PK1 Pin Number Pin Mux / Pin Assignment J2 - Pin Type I/O Buffer Type Description TTL GPIO port K bit 1. PK2 K1 - I/O TTL GPIO port K bit 2. PK3 K2 - I/O TTL GPIO port K bit 3. PK4 U19 - I/O TTL GPIO port K bit 4. PK5 V17 - I/O TTL GPIO port K bit 5. PK6 V16 - I/O TTL GPIO port K bit 6. PK7 W16 - I/O TTL GPIO port K bit 7. PL0 G16 - I/O TTL GPIO port L bit 0.
PAGE 2064
Signal Tables Table 31-3. Signals by Signal Name (continued) Pin Name PQ2 Pin Number Pin Mux / Pin Assignment H4 - Pin Type I/O Buffer Type Description TTL GPIO port Q bit 2. PQ3 M4 - I/O TTL GPIO port Q bit 3. PQ4 A13 - I/O TTL GPIO port Q bit 4. PQ5 W12 - I/O TTL GPIO port Q bit 5. PQ6 U15 - I/O TTL GPIO port Q bit 6. PQ7 M3 - I/O TTL GPIO port Q bit 7. PR0 N5 - I/O TTL GPIO port R bit 0. PR1 N4 - I/O TTL GPIO port R bit 1.
PAGE 2065
Tiva™ TM4C129XNCZAD Microcontroller Table 31-3. Signals by Signal Name (continued) Pin Name Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description SSI1XDAT0 A5 PE4 (15) I/O TTL SSI Module 1 Bi-directional Data Pin 0 (SSI1TX in Legacy SSI Mode). SSI1XDAT1 B5 PE5 (15) I/O TTL SSI Module 1 Bi-directional Data Pin 1 (SSI1RX in Legacy SSI Mode). SSI1XDAT2 A4 PD4 (15) I/O TTL SSI Module 1 Bi-directional Data Pin 2.
PAGE 2066
Signal Tables Table 31-3. Signals by Signal Name (continued) Pin Name Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description T2CCP0 V4 K18 D12 PA4 (3) PM0 (3) PS0 (3) I/O TTL 16/32-Bit Timer 2 Capture/Compare/PWM 0. T2CCP1 W4 K19 D13 PA5 (3) PM1 (3) PS1 (3) I/O TTL 16/32-Bit Timer 2 Capture/Compare/PWM 1. T3CCP0 V5 A4 L18 B14 PA6 (3) PD4 (3) PM2 (3) PS2 (3) I/O TTL 16/32-Bit Timer 3 Capture/Compare/PWM 0.
PAGE 2067
Tiva™ TM4C129XNCZAD Microcontroller Table 31-3. Signals by Signal Name (continued) Pin Name Pin Number Pin Mux / Pin Assignment TRCLK T7 PF3 (15) Pin Type O Buffer Type Description TTL Trace clock. TRD0 W6 PF2 (15) O TTL Trace data 0. TRD1 V6 PF1 (15) O TTL Trace data 1. TRD2 U6 PF0 (15) O TTL Trace data 2. TRD3 V7 PF4 (15) O TTL Trace data 3.
PAGE 2068
Signal Tables Table 31-3. Signals by Signal Name (continued) Pin Name Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description U2CTS B2 F16 B10 PD7 (1) PJ3 (1) PN3 (2) I TTL UART module 2 Clear To Send modem flow control input signal. U2RTS B3 H17 A11 PD6 (1) PJ2 (1) PN2 (2) O TTL UART module 2 Request to Send modem flow control output line. U2Rx V5 A4 PA6 (1) PD4 (1) I TTL UART module 2 receive. U2Tx R7 B4 PA7 (1) PD5 (1) O TTL UART module 2 transmit.
PAGE 2069
Tiva™ TM4C129XNCZAD Microcontroller Table 31-3. Signals by Signal Name (continued) Pin Name Pin Number Pin Mux / Pin Assignment USB0D5 G19 PL5 (14) Pin Type I/O Buffer Type Description TTL USB data 5. USB0D6 B12 PP5 (14) I/O TTL USB data 6. USB0D7 D8 PP4 (14) I/O TTL USB data 7. USB0DIR C12 PP3 (14) O TTL Indicates that the external PHY is able to accept data from the USB controller.
PAGE 2070
Signal Tables Table 31-3. Signals by Signal Name (continued) Pin Name 31.3 Pin Number Pin Mux / Pin Assignment Pin Type Buffer Type Description VDDA F3 fixed - Power The positive supply for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be supplied with a voltage that meets the specification in , regardless of system implementation.
PAGE 2071
Tiva™ TM4C129XNCZAD Microcontroller Table 31-4. Signals by Function, Except for GPIO (continued) Function ADC Pin Name Pin Number Pin Type Buffer Type Description AIN0 G2 I Analog Analog-to-digital converter input 0. AIN1 G1 I Analog Analog-to-digital converter input 1. AIN2 H2 I Analog Analog-to-digital converter input 2. AIN3 H3 I Analog Analog-to-digital converter input 3. AIN4 B2 I Analog Analog-to-digital converter input 4.
PAGE 2072
Signal Tables Table 31-4. Signals by Function, Except for GPIO (continued) Function Analog Comparators Controller Area Network Core Pin Name Pin Number Pin Type Buffer Type Description C0+ L2 I Analog Analog comparator 0 positive input. C0- K3 I Analog Analog comparator 0 negative input. C0o C2 G18 O TTL C1+ M1 I Analog Analog comparator 1 positive input. C1- M2 I Analog Analog comparator 1 negative input.
PAGE 2073
Tiva™ TM4C129XNCZAD Microcontroller Table 31-4. Signals by Function, Except for GPIO (continued) Function Pin Name Pin Number Pin Type Buffer Type Description EN0COL N18 I TTL Ethernet 0 Collision Detect. EN0CRS N19 I TTL Ethernet 0 Carrier Sense. EN0INTRN U19 D6 I TTL Ethernet 0 Interrupt from the Ethernet PHY. EN0LED0 U6 U19 O TTL Ethernet 0 LED 0. EN0LED1 V7 V16 O TTL Ethernet 0 LED 1. EN0LED2 V6 V17 O TTL Ethernet 0 LED 2.
PAGE 2074
Signal Tables Table 31-4. Signals by Function, Except for GPIO (continued) Function External Peripheral Interface Pin Name Pin Number Pin Type Buffer Type Description EPI0S0 P4 J1 I/O TTL EPI module 0 signal 0. EPI0S1 R2 J2 I/O TTL EPI module 0 signal 1. EPI0S2 R1 K1 I/O TTL EPI module 0 signal 2. EPI0S3 T1 K2 I/O TTL EPI module 0 signal 3. EPI0S4 K3 I/O TTL EPI module 0 signal 4. EPI0S5 L2 I/O TTL EPI module 0 signal 5. EPI0S6 M1 I/O TTL EPI module 0 signal 6.
PAGE 2075
Tiva™ TM4C129XNCZAD Microcontroller Table 31-4. Signals by Function, Except for GPIO (continued) Function General-Purpose Timers Pin Name Pin Number Pin Type Buffer Type T0CCP0 V3 C2 H18 P3 I/O TTL 16/32-Bit Timer 0 Capture/Compare/PWM 0. T0CCP1 W3 C1 G19 P2 I/O TTL 16/32-Bit Timer 0 Capture/Compare/PWM 1. T1CCP0 T6 D2 C18 W9 I/O TTL 16/32-Bit Timer 1 Capture/Compare/PWM 0. T1CCP1 U5 D1 B18 R10 I/O TTL 16/32-Bit Timer 1 Capture/Compare/PWM 1.
PAGE 2076
Signal Tables Table 31-4. Signals by Function, Except for GPIO (continued) Function Pin Name Pin Number Pin Type Buffer Type Description M2 H4 E18 Hibernate T7CCP1 M1 M4 F17 I/O TTL 16/32-Bit Timer 7 Capture/Compare/PWM 1. GNDX R18 - Power HIB M17 O TTL An output that indicates the processor is in Hibernate mode. RTCCLK M1 W16 C12 O TTL Buffered version of the Hibernation module's 32.768-kHz clock.
PAGE 2077
Tiva™ TM4C129XNCZAD Microcontroller Table 31-4. Signals by Function, Except for GPIO (continued) Function I2C Pin Name Pin Number Pin Type Buffer Type Description I2C0SCL A17 I/O OD I2C I2C0SDA B17 I/O OD I2C module 0 data. I2C1SCL N15 N5 I/O OD I2C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. I2C1SDA T14 N4 I/O OD I2C module 1 data. I2C2SCL V11 H19 B9 B12 N2 I/O OD I2C module 2 clock.
PAGE 2078
Signal Tables Table 31-4. Signals by Function, Except for GPIO (continued) Function JTAG/SWD/SWO Pin Name Pin Number Pin Type Buffer Type Description I2C9SCL V3 A7 I/O OD I2C I2C9SDA W3 B7 I/O OD I2C module 9 data. SWCLK B15 I TTL JTAG/SWD CLK. SWDIO C15 I/O TTL JTAG TMS and SWDIO. SWO C14 O TTL JTAG TDO and SWO. TCK B15 I TTL JTAG/SWD CLK. TDI D14 I TTL JTAG TDI. TDO C14 O TTL JTAG TDO and SWO. TMS C15 I TTL JTAG TMS and SWDIO. module 9 clock.
PAGE 2079
Tiva™ TM4C129XNCZAD Microcontroller Table 31-4. Signals by Function, Except for GPIO (continued) Function LCD Pin Name Pin Number Pin Type Buffer Type Description LCDAC N1 O TTL LCD AC bias or latch enable in Raster mode; Primary chip select (CS0)/Primary Enable (E0) in LIDD MPU/Hitachi mode LCDCP N5 O TTL LCD Pixel Clock in Raster mode; read strobe or read/write strobe in LIDD mode LCDDATA00 P3 I/O TTL LCD Data Pin 0 input/output. LCDDATA01 P2 I/O TTL LCD Data Pin 1 input/output.
PAGE 2080
Signal Tables Table 31-4. Signals by Function, Except for GPIO (continued) Function Pin Name Pin Number Pin Type Buffer Type M0FAULT0 V7 D12 I TTL Motion Control Module 0 PWM Fault 0. M0FAULT1 V16 D13 I TTL Motion Control Module 0 PWM Fault 1. M0FAULT2 W16 B14 I TTL Motion Control Module 0 PWM Fault 2. M0FAULT3 G16 A14 I TTL Motion Control Module 0 PWM Fault 3. M0PWM0 U6 N5 O TTL Motion Control Module 0 PWM 0. This signal is controlled by Module 0 PWM Generator 0.
PAGE 2081
Tiva™ TM4C129XNCZAD Microcontroller Table 31-4. Signals by Function, Except for GPIO (continued) Function Pin Name Pin Number Pin Type Buffer Type GND F10 H10 H11 H12 J11 J12 K6 K9 P16 K10 R17 K13 K14 L8 L9 M8 M9 M10 N10 A1 A2 B1 V1 W1 W2 A18 A19 B19 - Power Ground reference for logic and I/O pins. GNDA G4 - Power The ground reference for the analog circuits (ADC, Analog Comparators, etc.).
PAGE 2082
Signal Tables Table 31-4. Signals by Function, Except for GPIO (continued) Function Pin Name Pin Number Pin Type Buffer Type Description Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin is 1.2 V and is supplied by the on-chip LDO. The VDDC pins should only be connected to each other and an external capacitor as specified in Table 32-15 on page 2114 . QEI IDX0 J18 U10 I TTL QEI module 0 index.
PAGE 2083
Tiva™ TM4C129XNCZAD Microcontroller Table 31-4. Signals by Function, Except for GPIO (continued) Function Pin Name Pin Number Pin Type Buffer Type Description SSI0Clk T6 I/O TTL SSI module 0 clock SSI0Fss U5 I/O TTL SSI module 0 frame signal SSI0XDAT0 V4 I/O TTL SSI Module 0 Bi-directional Data Pin 0 (SSI0TX in Legacy SSI Mode). SSI0XDAT1 W4 I/O TTL SSI Module 0 Bi-directional Data Pin 1 (SSI0RX in Legacy SSI Mode). SSI0XDAT2 V5 I/O TTL SSI Module 0 Bi-directional Data Pin 2.
PAGE 2084
Signal Tables Table 31-4. Signals by Function, Except for GPIO (continued) Function System Control & Clocks Pin Name Pin Number Pin Type Buffer Type Description DIVSCLK A13 O TTL An optionally divided reference clock output based on a selected clock source. Note that this signal is not synchronized to the System Clock. GNDX2 D18 - Power GND for the MOSC. When using a crystal clock source, this pin should be connected to digital ground along with the crystal load capacitors.
PAGE 2085
Tiva™ TM4C129XNCZAD Microcontroller Table 31-4. Signals by Function, Except for GPIO (continued) Function Pin Name Pin Number Pin Type Buffer Type Description U0CTS C6 A7 K17 R2 M18 I TTL UART module 0 Clear To Send modem flow control input signal. U0DCD R1 G15 C12 I TTL UART module 0 Data Carrier Detect modem status input signal. U0DSR T1 N19 D8 I TTL UART module 0 Data Set Ready modem output control line.
PAGE 2086
Signal Tables Table 31-4. Signals by Function, Except for GPIO (continued) Function Pin Name Pin Number Pin Type Buffer Type Description V5 A4 U2Tx R7 B4 O TTL UART module 2 transmit. U3CTS E17 B9 B12 I TTL UART module 3 Clear To Send modem flow control input signal. U3RTS F18 A10 D8 O TTL UART module 3 Request to Send modem flow control output line. U3Rx V4 C8 I TTL UART module 3 receive. U3Tx W4 E7 O TTL UART module 3 transmit.
PAGE 2087
Tiva™ TM4C129XNCZAD Microcontroller Table 31-4. Signals by Function, Except for GPIO (continued) Function Pin Name USB 31.4 Pin Number Pin Type Buffer Type Description USB0CLK B17 O TTL 60-MHz clock to the external PHY. USB0D0 G16 I/O TTL USB data 0. USB0D1 H19 I/O TTL USB data 1. USB0D2 G18 I/O TTL USB data 2. USB0D3 J18 I/O TTL USB data 3. USB0D4 H18 I/O TTL USB data 4. USB0D5 G19 I/O TTL USB data 5. USB0D6 B12 I/O TTL USB data 6.
PAGE 2088
Signal Tables Table 31-5.
PAGE 2089
Tiva™ TM4C129XNCZAD Microcontroller Table 31-5.
PAGE 2090
Signal Tables Table 31-5.
PAGE 2091
Tiva™ TM4C129XNCZAD Microcontroller Table 31-5.
PAGE 2092
Signal Tables 31.5 Possible Pin Assignments for Alternate Functions Table 31-6.
PAGE 2093
Tiva™ TM4C129XNCZAD Microcontroller Table 31-6.
PAGE 2094
Signal Tables Table 31-6.
PAGE 2095
Tiva™ TM4C129XNCZAD Microcontroller Table 31-6.
PAGE 2096
Signal Tables Table 31-6.
PAGE 2097
Tiva™ TM4C129XNCZAD Microcontroller Table 31-6.
PAGE 2098
Signal Tables Table 31-6.
PAGE 2099
Tiva™ TM4C129XNCZAD Microcontroller Table 31-6.
PAGE 2100
Signal Tables Table 31-7.
PAGE 2101
Tiva™ TM4C129XNCZAD Microcontroller 32 Electrical Characteristics 32.1 Maximum Ratings The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Device reliability may be adversely affected by exposure to absolute-maximum ratings for extended periods. Note: The device is not guaranteed to operate properly at the maximum ratings. Table 32-1.
PAGE 2102
Electrical Characteristics 32.2 Operating Characteristics Table 32-3. Temperature Characteristics Characteristic Symbol Value Ambient operating temperature range TA Unit -40 to 85 (industrial temperature part) °C -40 to 105 (extended temperature part) Junction operating temperature range TJ -40 to 105 (industrial temperature part) °C -40 to 125 (extended temperature part) ab Table 32-4.
PAGE 2103
Tiva™ TM4C129XNCZAD Microcontroller g. ΘJB is not a pure reflection of the internal resistance of the package because it includes the resistance of the testing board and environment. It is recommended that equations containing ΨJT and ΨJB be used for best results. 32.3 Recommended Operating Conditions The following sections describe the recommended DC operating conditions and GPIO operating characteristics for the device. 32.3.1 DC Operating Conditions Table 32-6.
PAGE 2104
Electrical Characteristics Table 32-7. Recommended FAST GPIO Pad Operating Conditions (continued) Parameter Parameter Name Min Nom Max Unit 2-mA Drive 2.0 - - mA 4-mA Drive 4.0 - - mA 8-mA Drive 8.0 - - mA 10-mA Drive 10.0 - - mA 12.0 - - mA 2-mA Drive 2.0 - - mA 4-mA Drive 4.0 - - mA 8-mA Drive 8.0 - - mA 10-mA Drive 10.0 - - mA 12-mA Drive 12.0 - - mA 12-mA Drive overdriven to 18-mA 18.0 - - mA b Fast GPIO High-level source current, VOH=2.
PAGE 2105
Tiva™ TM4C129XNCZAD Microcontroller Table 32-9. GPIO Current Restrictions (continued) Parameter IMAXT Parameter Name Min Nom Max Unit - - 88 mA b Cumulative maximum GPIO current per side, top a. Based on design simulations, not tested in production. b. Sum of sink and source current for GPIOs as shown in Table 32-10 on page 2105. Table 32-10.
PAGE 2106
Electrical Characteristics Table 32-11. Load Conditions (continued) Signals Load Value (CL) EPI0S[35:0] SDRAM interface EPI0S[35:0] General-Purpose interface 30 pF EPI0S[35:0] Host-Bus interface 32.5 EPI0S[35:0] PSRAM interface 40 pF All other digital I/O signals 50 pF JTAG and Boundary Scan Table 32-12. JTAG Characteristics Parameter Parameter Parameter Name No.
PAGE 2107
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-2. JTAG Test Clock Input Timing J2 J3 J4 TCK J6 J5 Figure 32-3. JTAG Test Access Port (TAP) Timing TCK J7 TMS TDI J8 J7 TMS Input Valid TMS Input Valid J9 J9 J10 TDI Input Valid 32.6 J10 TDI Input Valid J11 TDO J8 J12 J13 TDO Output Valid TDO Output Valid Power and Brown-Out a Table 32-13. Power and Brown-Out Levels Parameter No.
PAGE 2108
Electrical Characteristics 32.6.1 VDDA Levels The VDDA supply has three monitors: ■ Power-On Reset (POR) ■ Power-OK (POK) ■ Brown Out Reset (BOR) The POR monitor is used to keep the analog circuitry in reset until the VDDA supply has reached the correct range for the analog circuitry to begin operating. The POK monitor is used to keep the digital circuitry in reset until the VDDA power supply is at an acceptable operational level.
PAGE 2109
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-4. Power and Brown-Out Assertions vs VDDA Levels P1 VDDAMIN VDDA P5RISE 32.6.2 POR 1 POK 1 BOR P4 1 P6 P4 0 0 0 VDD Levels The VDD supply has two monitors: ■ Power-OK (POK) ■ Brown Out Reset (BOR) The POK monitor is used to keep the digital circuitry in reset until the VDD power supply is at an acceptable operational level.
PAGE 2110
Electrical Characteristics In addition, the following bits control both BOR events: ■ BORIM bit in the Interrupt Mask Control (IMC) register, System Control offset 0x054. ■ VDDA_UBOR0 and VDD_UBOR0 bits in the Power-Temperature Cause (PWRTC) register. Please refer to “System Control” on page 230 for more information on how to configure these registers. Figure 32-5 on page 2110 shows the relationship between VDD, POK, POR and a BOR event. Figure 32-5.
PAGE 2111
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-6. POK Assertion vs VDDC POK VDDC P3 1.2V P9RISE P9FALL 1 0 32.6.4 Response 32.6.4.1 VDD Glitch Response Figure 32-7 on page 2111 shows the response of the BOR and the POR circuit to glitches on the VDD supply. Figure 32-7. POR-BOR VDD Glitch Response 32.6.4.2 VDD Droop Response Figure 32-8 on page 2112 shows the response of the BOR and the POR monitors to a drop on the VDD supply.
PAGE 2112
Electrical Characteristics Figure 32-8. POR-BOR VDD Droop Response 32.7 Reset a Table 32-14. Reset Characteristics Parameter No. Parameter b R1 TDPORDLY R2 TIRTOUT R3 b TBOR0DLY b Parameter Name Min Nom Max Unit Digital POR to Internal Reset assertion c delay 0.44 - 126 µs - 7 - ms 125 µs Internal Reset timeout c BOR0 to Internal Reset assertion delay 0.44 d e R4 TRSTMIN Minimum RST pulse width - 0.
PAGE 2113
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-9. Digital Power-On Reset Timing Digital POR R1 R2 Reset (Internal) The digital Power-On Reset is only released when the analog Power-On Reset has deasserted and all of the Power-OK monitors for each of the supplies indicate that power levels are in operational ranges. Figure 32-10. Brown-Out Reset Timing BOR R3 R2 Reset (Internal) Figure 32-11.
PAGE 2114
Electrical Characteristics Figure 32-12. Software Reset Timing Software Reset R6 Reset (Internal) Figure 32-13. Watchdog Reset Timing Watchdog Reset R7 Reset (Internal) Figure 32-14. MOSC Failure Reset Timing MOSC Fail Reset R8 Reset (Internal) 32.8 On-Chip Low Drop-Out (LDO) Regulator Table 32-15. LDO Regulator Characteristics Parameter Parameter Name Min Nom Max Unit CLDO External filter capacitor size for internal power a supply 2.5 - 4.
PAGE 2115
Tiva™ TM4C129XNCZAD Microcontroller Table 32-15. LDO Regulator Characteristics (continued) Parameter IINRUSH Parameter Name Min Nom Max Unit 50 - 250 mA Inrush current a. The capacitor should be connected as close as possible to pin E10. 32.9 Clocks The following sections provide specifications on the various clock sources and mode. 32.9.1 PLL Specifications The following tables provide specifications for using the PLL.
PAGE 2116
Electrical Characteristics MDIV = MINT + (MFRAC / 1024) The Q and N values are programmed in the PLLFREQ1 register. Note that to reduce jitter, MFRAC should be programmed to 0x0. When the PLL is active, the system clock frequency (SysClk) is calculated using the following equation: SysClk = fVCO/ (PSYSDIV + 1) The PLL system divisor factor (PSYSDIV) determines the value of the system clock.
PAGE 2117
Tiva™ TM4C129XNCZAD Microcontroller Table 32-18. Actual PLL Frequency (continued) Crystal Frequency (MHz) MINT (Decimal Value) MINT (Hexadecimal Value) N Reference Frequency b (MHz) PLL Frequency (MHz) 25 64 0x40 0x4 5 320 5 96 0x60 0x0 5 480 6 80 0x50 0x0 6 480 8 60 0x3C 0x0 8 480 10 48 0x30 0x0 10 480 12 40 0x28 0x0 12 480 16 30 0x1E 0x0 16 480 18 80 0x50 0x2 6 480 20 24 0x18 0x0 20 480 24 20 0x14 0x0 24 480 25 96 0x60 0x4 5 480 a.
PAGE 2118
Electrical Characteristics Table 32-22. Hibernation External Oscillator (XOSC) Input Characteristics Parameter a FHIBXOSC C1, C2 CPKG CPCB Parameter Name Parallel resonance frequency b External load capacitance on XOSC0, XOSC1 pins b Device package stray shunt capacitance b PCB stray shunt capacitance b C0 Crystal shunt capacitance CSHUNT b Total shunt capacitance DL TSTART f VIH f VIL f VHYS Nom Max Unit - 32.768 - KHz 12 - 24 pF - 0.5 - pF - 0.
PAGE 2119
Tiva™ TM4C129XNCZAD Microcontroller 32.9.5 Main Oscillator Specifications a Table 32-23. Main Oscillator Input Characteristics Parameter FMOSC Parameter Name Min Parallel resonance frequency c FREF_XTAL_BYPASS External clock reference (PLL in BYPASS mode) d C1, C2 External load capacitance on OSC0, OSC1 pins CPKG Device package stray shunt capacitance CPCB CSHUNT d d PCB stray shunt capacitance d Total shunt capacitance 25 MHz 0 - 120 MHz 12 - 24 pF - 0.5 - pF - 0.
PAGE 2120
Electrical Characteristics Table 32-24 on page 2120 lists part numbers of crystals that have been simulated and confirmed to operate within the specifications in Table 32-23 on page 2119. Other crystals that have nearly identical crystal parameters can be expected to work as well. In the table below, the crystal parameters labeled C0, C1 and L1 are values that are obtained from the crystal manufacturer. These numbers are usually a result of testing a relevant batch of crystals on a network analyzer.
PAGE 2121
Tiva™ TM4C129XNCZAD Microcontroller Table 32-24. Crystal Parameters (continued) NDK NX3225GA- WC Dl (μW) Rs (kΩ) C2 (pF) Recommended Component Values C1 (pF) CL (pf) Max Dl (µW) Max Values ESR (Ω) L1 (mH) C1 (fF) Typical Values C0 (pF) Crystal Spec (Tolerance / Stability) Freq (MHz) (mm x mm) PKG Size Holder MFG Part# MFG Crystal Parameters NX3225GA 3.2 x 2.5 12 20/30 ppm 0.70 2.20 81.00 100 200 8 12 12 2.5 147 NX5032GA 5 x 3.2 12 30/50 ppm 0.93 3.12 56.
PAGE 2122
Electrical Characteristics 32.9.6 System Clock Specification with ADC Operation Table 32-25. System Clock Characteristics with ADC Operation Parameter Fsysadc 32.9.7 Parameter Name System clock frequency when the ADC module is operating (when PLL is bypassed). Min Nom Max Unit - 16 - MHz System Clock Specification with USB Operation Table 32-26. System Clock Characteristics with USB Operation Parameter Fsysusb 32.
PAGE 2123
Tiva™ TM4C129XNCZAD Microcontroller Table 32-28.
PAGE 2124
Electrical Characteristics Table 32-30. Hibernation Module Characteristics (continued) Parameter No H5 Parameter DCRTCCLK Parameter Name Min Nom Max Unit Duty cycle for RTCCLK output signal, when using a 32.768-kHz crystal 40 - 60 % Duty cycle for RTCCLK output signal, when using a 32.768-kHz external single-ended (bypass) clock source 30 - 70 % Min Nominal Max Unit Table 32-31. Hibernation Module Tamper I/O Characteristics Parameter RTPU Parameter Name - 4.
PAGE 2125
Tiva™ TM4C129XNCZAD Microcontroller Table 32-32. Flash Memory Characteristics (continued) Parameter TME Parameter Name Min Nom Max Unit Mass erase time, <1k cycles - 10 25 ms Mass erase time, 10k cycles - 20 70 ms Mass erase time, 100k cycles - 300 2500 ms a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1. b. If programming fewer than 64 bits of data, the programming time is the same.
PAGE 2126
Electrical Characteristics 32.14 Input/Output Pin Characteristics Note: All GPIO signals are 3.3-V tolerant, except for PB1 (USB0VBUS) which is 5-V tolerant. See “Signal Description” on page 772 for more information on GPIO configuration. Two types of pads are provided on the device: ■ Fast GPIO pads: These pads provide variable, programmable drive strength and optimized voltage output levels. ■ Slow GPIO pads: These pads provide 2-mA drive strength and are designed to be sensitive to voltage inputs.
PAGE 2127
Tiva™ TM4C129XNCZAD Microcontroller Table 32-34. Fast GPIO Module Characteristics (continued) Parameter Parameter Name Nom Max Unit i Min Fast GPIO fall time, 2-mA drive 10.3 16.5 ns i 5.15 8.29 ns 2.58 4.16 ns Fast GPIO fall time, 4-mA drive i TGPIOF Fast GPIO fall time, 8-mA drive Fast GPIO fall time, 8-mA drive with slew rate control i - 3.54 5.55 ns Fast GPIO fall time, 10-mA drive i 2.07 3.34 ns i 1.73 2.78 ns Fast GPIO fall time, 12-mA drive a.
PAGE 2128
Electrical Characteristics 32.14.1 Types of I/O Pins and ESD Protection Caution – All device I/Os pins, except for PB1, are NOT 5V tolerant; voltages in excess of the limits shown in Table 32-6 on page 2103 can permanently damage the device. PB1 is used for the USB's USB0VBUS signal, which requires a 5-V input. 32.14.1.1 Hibernate WAKE pin The Hibernate WAKE pin uses ESD protection, similar to the one shown in Figure 32-16 on page 2128.
PAGE 2129
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-17. ESD Protection for Non-Power Pins (Except WAKE Signal) Table 32-37. Non-Power I/O Pad Voltage/Current Characteristics Parameter d VIO Parameter Name IO pad voltage limits if voltage protected Min Nom Max Unit -0.3 VDD VDD+0.3 V e - - 400 nA e - - 60 µA - - 2 mA - - -0.
PAGE 2130
Electrical Characteristics Table 32-39. EPI SDRAM Characteristics Parameter Parameter Name Condition Min Nom Max Unit TSDRAMR EPI Rise Time (from 20% to 80% of VDD) 12-mA drive, CL = 30 pF - 2 3 ns TSDRAMF EPI Fall Time (from 80% to 20% of VDD) 12-mA drive, CL = 30 pF - 2 3 ns a Table 32-40. EPI SDRAM Interface Characteristics Parameter No Parameter Min Nom Max Unit E1 TCK SDRAM Clock period Parameter Name 16.67 - - ns E2 TCH SDRAM Clock high time 8.
PAGE 2131
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-19. SDRAM Read Timing CLK (EPI0S31) CKE (EPI0S30) E4 E5 E6 CSn (EPI0S29) WEn (EPI0S28) RASn (EPI0S19) CASn (EPI0S18) E7 DQMH, DQML (EPI0S [17:16]) AD [15:0] (EPI0S [15:0]) Row Column Activate NOP Read E8 Data 0 Data 1 ... Data n Burst Term NOP AD [15:0] driven in AD [15:0] driven out AD [15:0] driven out Figure 32-20.
PAGE 2132
Electrical Characteristics Table 32-41. EPI Host-Bus 8 and Host-Bus 16 Interface Characteristics (continued) Parameter No Parameter Parameter Name Min Nom Max Unit E23 TALEST ALE rising to WRn / RDn strobe falling 2 - - EPI Clocks E24 TALEADD ALE falling to Address tristate 1 - - EPI Clocks Figure 32-21.
PAGE 2133
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-23. Host-Bus 8/16 Mode Asynchronous Muxed Read Timing E21 ALE (EPI0S30) E18 CSn (EPI0S30) E22 WRn (EPI0S29) E19 E18 E23 E20 RDn/OEn (EPI0S28) E24 BSEL0n/ BSEL1na a E15 E14 Muxed Address/Data Address Data BSEL0n and BSEL1n are available in Host-Bus 16 mode only. Figure 32-24.
PAGE 2134
Electrical Characteristics Figure 32-25. General-Purpose Mode Read and Write Timing E26 E25 E27 Clock (EPI0S31) E30 Frame (EPI0S30) RD (EPI0S29) WR (EPI0S28) Address E30 E28 Data Data E31 Data E29 Read Note: Write This figure illustrates accesses where the FRM50 bit is clear, the FRMCNT field is 0x0 and the WR2CYC bit is clear. Table 32-43.
PAGE 2135
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-26.
PAGE 2136
Electrical Characteristics Figure 32-27. PSRAM Single Burst Write E33 E34 EPICLK EPI0S31 E35 E36 EPI0S[19:0] ADDRESS ALE E35 BSELn E36 CSn WRn EPI0S29 E39 E40 iRDY EPI0S32 E35 EPI0S[15:0] 32.16 E36 DATA DATA DATA DATA Analog-to-Digital Converter (ADC) ab Table 32-44. ADC Electrical Characteristics for ADC at 1 Msps Parameter Parameter Name Min Nom Max Unit POWER SUPPLY REQUIREMENTS VDDA ADC supply voltage 2.97 3.3 3.63 V GNDA ADC ground voltage - 0 - V - 1.0 // 0.
PAGE 2137
Tiva™ TM4C129XNCZAD Microcontroller Table 32-44.
PAGE 2138
Electrical Characteristics Table 32-44.
PAGE 2139
Tiva™ TM4C129XNCZAD Microcontroller r. A low noise environment is assumed in order to obtain values close to spec. The board must have good ground isolation between analog and digital grounds and a clean reference voltage. The input signal must be band-limited to Nyquist bandwidth. No anti-aliasing filter is provided internally. s. ADC dynamic characteristics are measured using low-noise board design, with low-noise reference voltage ( < -74dB noise level in signal BW) and low-noise analog supply voltage.
PAGE 2140
Electrical Characteristics Table 32-45.
PAGE 2141
Tiva™ TM4C129XNCZAD Microcontroller Table 32-45. ADC Electrical Characteristics for ADC at 2 Msps (continued) Parameter ETSENS Parameter Name Min Nom Max Unit - - ±5 °C Temperature sensor accuracy, -40 °C to 85 °C, z ambient temperature a. Values are at VREF+= 3.3V, FADC=32 MHz unless otherwise noted. b. Best design practices suggest that static or quiet digital I/O signals be configured adjacent to sensitive analog inputs to reduce capacitive coupling and cross talk.
PAGE 2142
Electrical Characteristics Figure 32-28. ADC External Reference Filtering Tiva™ Microcontroller VREFP IVREF VREFA+ VREFA+ CREF ADC VREFN VREF VREFA VREFA Figure 32-29. ADC Input Equivalency Diagram Tiva™ Microcontroller Zs Rs VS ESD clamps to GND only Input PAD Equivalent Circuit RADC Pin Cs VADCIN 5V ESD Clamp ZADC 12‐bit SAR ADC Converter 12‐bit Word IL Pin Input PAD Equivalent Circuit Pin Input PAD Equivalent Circuit RADC RADC CADC 32.
PAGE 2143
Tiva™ TM4C129XNCZAD Microcontroller Table 32-46. SSI Characteristics (continued) Parameter No. Parameter S2 TCLK_HIGH S3 TCLK_LOW Parameter Name Min Nom Max Unit SSIClk high time, as master 8.33 - - ns SSIClk high time, as slave 50 - - ns SSIClk low time, as master 8.33 - - ns 50 - - ns SSIClk low time, as slave c S4 TCLKR SSIClk rise time 1.25 - - ns S5 TCLKF SSIClk fall time c 1.
PAGE 2144
Electrical Characteristics Figure 32-31. Master Mode SSI Timing for SPI Frame Format (FRF=00), with SPH=1 S1 S5 S2 S4 SSIClk (SPO=1) S3 SSIClk (SPO=0) S7 S6 SSITx MSB (to slave) S8 SSIRx LSB S9 MSB ( from slave) LSB SSIFss Figure 32-32. Slave Mode SSI Timing for SPI Frame Format (FRF=00), with SPH=1 S1 S5 S2 S4 SSIClk (SPO=1) S3 S3 SSIClk (SPO=0) S10 SSITx S11 MSB (to master) LSB S12 S13 SSIRx MSB ( from master) LSB SSIFss Table 32-47.
PAGE 2145
Tiva™ TM4C129XNCZAD Microcontroller Table 32-47. Bi- and Quad-SSI Characteristics (continued) Parameter No. Parameter Parameter Name Min Nom c SSIClk fall time Max Unit S19 TCLKF 1.25 - - ns S20 TTXDMOV Master Mode: Master SSInXDATn Data Output (to slave) Valid Time from edge of SSIClk - - 4.04 ns S21 TTXDMOH Master Mode: Master SSInXDATn Data Output (to slave) Hold Time after next SSIClk 0.60 - - ns S22 TRXDMS Master Mode: Master SSInXDATn Data In (from slave) setup time 5.
PAGE 2146
Electrical Characteristics Figure 32-33. I2C Timing I2 I10 I6 I5 I2CSCL I1 I4 I7 I8 I9 I3 I2CSDA 32.19 Ethernet Controller 32.19.1 DC Characteristics The parameters listed in Table 32-49 on page 2146, with the exception of RBIAS, apply to transmit pins of the Ethernet PHY, which are generally the EN0TXOP and EN0TX0N signals during standard operation but can also be the EN0RXIN EN0RXIP signals if Auto-MDIX is enabled. Table 32-49. Ethernet PHY DC Characteristics 32.19.
PAGE 2147
Tiva™ TM4C129XNCZAD Microcontroller a Table 32-51. MOSC Single-Ended 25-MHz Oscillator Specification Parameter No.
PAGE 2148
Electrical Characteristics 32.19.3 AC Characteristics Table 32-53. Ethernet Controller Enable and Software Reset Timing Parameter No. Parameter N16 TEN N17 TSWRST Parameter Name Min Nom Max Unit Time from the System Control enable of the ab PHY to energy on the PMD output pin 45 - - µs Time from software reset of the PHY to energy on the PMD output pin 110 - - ns a.
PAGE 2149
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-38. Station Management Write and Read Timing EN0MDC N20 N21 EN0MDIO (Input) EN0MDC N22 EN0MDIO (Output) N23 Valid Data Table 32-55. 100 Mb/s MII Transmit Timing Parameter No. Parameter Parameter Name Min Nom Max Unit N26 TTXCK_HI EN0TXCK high time 16 20 24 ns N27 TTXCK_LO EN0TXCK low time 16 20 24 ns N28 TTX_DLY EN0TXCK to EN0TXDn, EN0TXEN delay 0 - 25 ns Figure 32-39.
PAGE 2150
Electrical Characteristics Figure 32-40. 100 Mb/s MII Receive Timing N30 N31 EN0RXCK N32 EN0RXDn EN0RXDV EN0RXER N33 Valid Data Table 32-57. 100Base-TX Transmit Timing (tR/F and Jitter) Parameter No. N38 N39 Parameter Parameter Name a TRF 100 Mb/s PMD output pair tR and tF bc Min Nom Max Unit 3 4 5 ns TRF_MM 100 Mb/s tR and tF symmetry - - 500 ps TRF_JTTR 100 Mb/s PMD Output Pair Transmit Jitter - - 1.4 ns a. Rise and fall times taken at 10% and 90% of the +1 or -1 amplitude.
PAGE 2151
Tiva™ TM4C129XNCZAD Microcontroller Table 32-58. 10 Mb/s MII Transmit Timing Parameter No. Parameter Parameter Name Min Nom Max Unit N45 TTXCK_HI EN0TXCK High Time 190 200 210 ns N46 TTXCK_LO EN0TXCK Low Time 190 200 210 ns N47 TTX_DLY 0 - 25 ns EN0TXCK to EN0TXDn, EN0TXEN Delay Figure 32-42. 10 Mb/s MII Transmit Timing N45 N46 EN0TXCK N47 EN0TXDn EN0TXEN EN0TXER Valid Data Table 32-59. 10 Mb/s MII Receive Timing Parameter No.
PAGE 2152
Electrical Characteristics Figure 32-44. 10Base-TX Normal Link Pulse Timing N69 N70 Normal Link Pulse(s) Table 32-61. Auto-Negotiation Fast Link Pulse (FLP) Timing Parameter No.
PAGE 2153
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-46. 100Base-TX Signal Detect Timing PMD Input Pair N79 N80 Signal Detect (Internal) Table 32-63. RMII Transmit Timing Parameter No. Parameter N86 FREFCLK - DCREFCLK N87 TTX_DLY Parameter Name Min Nom Max Unit EN0RREF_CLK frequency - 50 - MHz EN0RREF_CLK duty cycle 40 - 60 % EN0RREF_CLK to EN0TXDn, EN0TXEN delay 2 - 14 ns Figure 32-47. RMII Transmit Timing N86 EN0REFCLK N87 EN0TXDn EN0TXEN Valid Data Table 32-64.
PAGE 2154
Electrical Characteristics 32.20 Universal Serial Bus (USB) Controller The Tiva™ C Series USB controller electrical specifications are compliant with the Universal Serial Bus Specification Rev. 2.0 (full-speed and low-speed support) and the On-The-Go Supplement to the USB 2.0 Specification Rev. 1.0. Some components of the USB system are integrated within the TM4C129XNCZAD microcontroller and specific to the Tiva™ C Series microcontroller design.
PAGE 2155
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-49. ULPI Interface Timing Diagram USB0CLK U5 USB0STP U6 USB0Dn Write U1 U3 U2 U4 USB0DIR/ USB0NXT USB0Dn Read 32.21 LCD Controller The LCD controller consists of two independent controllers, the raster controller and the LCD interface display driver (LIDD) controller. Each controller operates independently from the other and only one of them is active at any given time. ■ The LIDD controller supports an asynchronous LCD interface.
PAGE 2156
Electrical Characteristics 32.21.1 LCD Interface Display Driver (LIDD Mode) In LIDD mode, the LIDDCS0CFG register allows for full programmability of the read and write strobes, data and enables. In the LCDCS0CFG register, the following parameters can be configured with respect to the internal MCLK: ■ WRSU (bits[31:27]): Number of MCLK cycles that the LCDDATA bus, output enable, ADE, DIR and CS0 signals have to be ready before the write strobe. The minimum value is 0x0.
PAGE 2157
Tiva™ TM4C129XNCZAD Microcontroller Table 32-67. LCD Switching Characteristics (continued) Parameter No. Parameter Parameter Name Min Nom Max Unit Delay time of internal MCLK to LCDCP - - 8.4 ns LCDCP transition time - - 5.9 ns L12 TDLYCP L13 TTRANCP L14 TDLYDZ Delay time from internal MCLK high to LCDDATA[15:0] high-Z (read cycle) - - 11.7 ns L15 TDLYDD Delay time from internal MCLK high to LCDDATA[15:0] active (read cycle) - - 11.
PAGE 2158
Electrical Characteristics Figure 32-50. Command Write in Hitachi Mode WRSU (0 to 31) GAP (0 to 3) WRDUR (1 to 63) WRHOLD (1 to 15) Internal MCLK 6 6 LCDMCLK (E1) 7 4 LCD_DATA[7:0] 5 Write Instruction 8 8 10 10 LCDFP (RS) 9 LCDLP (R/W) 6 6 11 LCDAC (E0) 7 Figure 32-51.
PAGE 2159
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-52. Command Read in Hitachi Mode RDSU (0 to 31) RDHOLD (1 to 15) RDDUR (1 to 63) GAP (0 to 3) Internal MCLK L6 L6 LCDMCLK (E1) L14 L7 L16 L17 L15 LCDDATA[15:0] L8 Read Command L8 L18 LCDFP (VSYNC) (RS) L9 LCDLP (HSYNC) (R/W) L6 L6 LCDAC (E0) L7 Figure 32-53.
PAGE 2160
Electrical Characteristics 32.21.1.2 Motorola 6800 Mode Motorola 6800 mode can be configured to perform asynchronous operations or synchronous operations. When configured in asynchronous mode, LCDMCLK is not required, so it performs the CS1 function. When configured in asynchronous mode, LCDMCLK is not required, so it performs the CS1 function. When configured in synchronous mode, MCLK is available externally through the signal LCDMCLK.
PAGE 2161
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-55.
PAGE 2162
Electrical Characteristics Figure 32-56. Motorola 6800 Graphic Display Mode Status (Synchronous & Asynchronous Operation) RDSU (0−31) L1 L2 L3 RDDUR (1−63) LCDMCLK Sync Mode (internal MCLK) RDHOLD (1−15) GAP (0−3) L19 L6 L6 LCDMCLK (CS1) Async Mode L7 L16 L14 L17 L15 LCD_DATA[15:0] Read Status L18 L6 L6 LCDAC (CS0) L7 L8 L8 LCDFP (ALE) L9 LCDLP (DIR) L12 L12 LCDCP (RS/WS) L13 32.21.1.
PAGE 2163
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-57.
PAGE 2164
Electrical Characteristics Figure 32-58.
PAGE 2165
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-59. Micro-Interface Graphic Display Intel Status RDSU (0−31) L1 RDDUR (1−63) L2 L3 LCDMCLK Sync Mode (internal MCLK) RDHOLD (1−15) GAP (0−3) L19 L6 L6 LCDMCLK (CS1) Async Mode L7 L16 L14 L17 L15 LCD_DATA[15:0] Read Status L18 L6 L6 LCDAC (CS0) L7 L8 L8 LCDFP (ALE) L9 LCDLP (WS) L12 L12 LCDCP (RS) L13 32.21.2 LCD Raster Mode The following table depicts the LCD Raster Mode Characteristics. Table 32-69.
PAGE 2166
Electrical Characteristics Table 32-69. Switching Characteristics Over Recommended Operating Characteristics for LCD Raster Mode (continued) Parameter No. Parameter Parameter Name Min Nom Max Unit L25 TDLYINV Delay time from LCDCP to LCDDATA[23:0] invalid (write) 2.0 - 7.3 ns L26 TDLYHAC Delay time, LCDCP to LCDAC 1.9 - 7.0 ns L27 TTRANAC LCDAC transition time 0.5 - 3.3 ns L28 TDLYFP Delay time from LCDCP high to LCDFP 1.7 - 6.5 ns L29 TTRANFP LCDFP transition time 0.
PAGE 2167
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-60.
PAGE 2168
Electrical Characteristics Figure 32-61.
PAGE 2169
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-62.
PAGE 2170
Electrical Characteristics Figure 32-63.
PAGE 2171
Tiva™ TM4C129XNCZAD Microcontroller Figure 32-64. LCD Raster-Mode Control Signal Deactivation L26 LCDAC L28 LCDFP (VSYNC) L30 L30 LCDLP (HSYNC) L31 L21 L22 L23 LCDCP (passive mode) L24 LCDDATA[7:0] (passive mode) 1, 1 P, 1 2, 1 1, 2 2, 2 1, 1 2, 1 L25 P, 2 L21 L22 L23 LCDCP (active mode) L24 LCDDATA[23:0] (active mode) VBP = 0 VFP = 0 VWS = 1 PPLMSB + PPLLSB 16 x (1 to 2048) HFP (1 to 256) HSW (1 to 64) HBP (1 to 256) PPLMSB + PPLLSB 16 x (1 to 2048) Line 1 32.
PAGE 2172
Electrical Characteristics level. When operating in Sleep/Deep-Sleep modes, the Analog Comparator module should be disabled or the external voltage inputs set to different levels (greater than the input offset voltage) to achieve minimum current draw. d. Measured at VREF=100 mV. e. Measured at external VREF=100 mV, input signal switching from 75 mV to 125 mV. Table 32-71.
PAGE 2173
Tiva™ TM4C129XNCZAD Microcontroller Table 32-73. Analog Comparator Voltage Reference Characteristics, VDDA = 3.3V, EN= 1, and RNG = 1 (continued) 32.23 VREF Value VIREF Min Ideal VIREF VIREF Max Unit 0xA 1.418 1.492 1.565 V 0xB 1.567 1.641 1.715 V 0xC 1.717 1.790 1.864 V 0xD 1.866 1.939 2.013 V 0xE 2.015 2.089 2.162 V 0xF 2.164 2.238 2.311 V Current Consumption Table 32-74.
PAGE 2174
Electrical Characteristics Table 32-74. Current Consumption (continued) Parameter Parameter Name Conditions System Clock Nom Max Unit 28 36 mA 23 31 mA 14 22 mA 9 17 mA 11 19 mA 6 13 mA LFIOSC (System Clock = LFIOSC) 0.72 - mA LFIOSC (System Clock = PIOSC) 0.42 - mA OFF 1.2 1.4 µA OFF 1.3 1.5 µA OFF 6.7 - µA 120 MHz (PIOSC with PLL) VDD = 3.3 V VDDA = 3.
PAGE 2175
Tiva™ TM4C129XNCZAD Microcontroller Table 32-74. Current Consumption (continued) Parameter Parameter Name Conditions System Clock IHIB_VDD3ONTMPR Hibernate mode VBAT = 3.0 V (VDD3ON mode, V = 3.3 V DD Tamper Enabled) VDDA = 3.3 V OFF Nom Max Unit 7.5 - µA Hibernate Module = 32.768 kHz a. The value for IDDA_RUN is included in the above values for IDD_RUN. b. This value does not include external Ethernet Components. c.
PAGE 2176
Package Information A Package Information A.1 Orderable Devices Figure A-1.
PAGE 2177
Tiva™ TM4C129XNCZAD Microcontroller A.2 Part Markings Tiva™ C Series microcontrollers are marked with an identifying number, as shown in the figure below. This identifying number contains the following information: ■ Lines 1 and 5: Internal tracking numbers ■ Lines 2 and 3: Part number For example, TM4C123G on the second line followed by E6PZI on the third line indicates orderable part number TM4C123GE6PZI. The first letter in the part number indicates the product status.
PAGE 2178
Package Information A.3 Packaging Diagram Figure A-2.
PAGE 2179
Tiva™ TM4C129XNCZAD Microcontroller A.4 Packaging Materials Figure A-3.
PAGE 2180
Package Information Figure A-4. 212-Ball BGA ZAD Package Plastic Reel Figure A-5.
PAGE 2181
PACKAGE OPTION ADDENDUM www.ti.com 16-Dec-2013 PACKAGING INFORMATION Orderable Device Status (1) XM4C129XNCZADI1 PREVIEW Package Type Package Pins Package Drawing Qty NFBGA ZAD 212 1 Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) TBD Call TI Call TI Op Temp (°C) Device Marking (4/5) -40 to 85 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.
PAGE 2182
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.