Datasheet

www.ti.com
DIX4192
SBFS031C – JANUARY 2006 – REVISED JUNE 2006
RBTIM[1:0] Receive Buffer Transfer Interrupt Mode
RBTIM1 RBTIM0 Interrupt Active State
0 0 Rising edge active (default)
0 1 Falling edge active
1 0 Level active
1 1 Reserved
Register 19: Receiver Interrupt Mode Register 2
Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB)
CSCRCM1 CSCRCM0 PARITYM1 PARITYM0 VBITM1 VBITM0 BPERRM1 BPERRM0
CSCRCM[1:0] Channel Status CRC Error Interrupt Mode
CSCRCM1 CSCRCM0 Interrupt Active State
0 0 Rising edge active (default)
0 1 Falling edge active
1 0 Level active
1 1 Reserved
PARITYM[1:0] Parity Error Interrupt Mode
PARITYM1 PARITYM0 Interrupt Active State
0 0 Rising edge active (default)
0 1 Falling edge active
1 0 Level active
1 1 Reserved
VBITM[1:0] Validity Error Interrupt Mode
VBITM1 VBITM0 Interrupt Active State
0 0 Rising edge active (default)
0 1 Falling edge active
1 0 Level active
1 1 Reserved
BPERRM[1:0] Biphase Encoding Error Interrupt Mode
BPERRM1 BPERRM0 Interrupt Active State
0 0 Rising edge active (default)
0 1 Falling edge active
1 0 Level active
1 1 Reserved
Register 1A: Receiver Interrupt Mode Register 3
Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB)
0 0 0 0 0 0 OSLIPM1 OSLIPM0
OSLIPM[1:0] Receiver Output Data Slip Error Interrupt Mode
OSLIPM1 OSLIPM0 Interrupt Active State
0 0 Rising edge active (default)
0 1 Falling edge active
1 0 Level active
1 1 Reserved
47
Submit Documentation Feedback