Datasheet

www.ti.com
DIX4192
SBFS031C – JANUARY 2006 – REVISED JUNE 2006
MBPERR Biphase Encoding Error Interrupt Mask
MBPERR Biphase Error Interrupt
0 Masked (default)
1 Enabled
MQCHG Q-Channel Sub-Code Data Change Interrupt Mask
MQCHG Q-Channel Data Change Interrupt
0 Masked (default)
1 Enabled
MUNLOCK DIR Unlock Error Interrupt Mask
MUNLOCK DIR Unlock Interrupt
0 Masked (default)
1 Enabled
MQCRC Q-Channel Sub-Code CRC Error Interrupt Mask
MQCRC Q-Channel CRC Error Interrupt
0 Masked (default)
1 Enabled
MRBTI Receiver Buffer Transfer Interrupt Mask
MRBTI Receiver Buffer Transfer Interrupt
0 Masked (default)
1 Enabled
Register 17: Receiver Interrupt Mask Register 2
Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB)
0 0 0 0 0 0 0 MOSLIP
MOSLIP Receiver Output Data Slip Error Mask
MOSLIP Receiver OSLIP Error Interrupt
0 Masked (default)
1 Enabled
Register 18: Receiver Interrupt Mode Register 1
Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB)
QCHGM1 QCHGM0 UNLOCKM1 UNLOCKM0 QCRCM1 QCRCM0 RBTIM1 RBTIM0
QCHGM[1:0] Q-Channel Sub-Code Data Change Interrupt Mode
QCHGM1 QCHGM0 Interrupt Active State
0 0 Rising edge active (default)
0 1 Falling edge active
1 0 Level active
1 1 Reserved
UNLOCKM[1:0] DIR Unlock Error Interrupt Mode
UNLOCKM1 UNLOCKM0 Interrupt Active State
0 0 Rising edge active (default)
0 1 Falling edge active
1 0 Level active
1 1 Reserved
QCRCM[1:0] Q-Channel Sub-Code CRC Error Interrupt Mode
QCRCM1 QCRCM0 Interrupt Active State
0 0 Rising edge active (default)
0 1 Falling edge active
1 0 Level active
1 1 Reserved
46
Submit Documentation Feedback