Network Router User Manual
SM320F2812-HT
www.ti.com
SGUS062A–JUNE 2009–REVISED APRIL 2010
Signal Descriptions (Continued)
(1)
PIN NO.
PERIPHERAL DIE PAD DIE PAD
GPIO DIE PAD NO. I/O/Z
(2)
PU/PD
(3)
DESCRIPTION
172-PIN
SIGNAL X-CENTER Y-CENTER
HFG
GPIO OR PERIPHERAL SIGNALS
GPIOA OR EVA SIGNALS
GPIO or PWM
GPIOA0 PWM1 (O) 90 104 4908.6 5057.5 I/O/Z PU
Output Pin #1
GPIO or PWM
GPIOA1 PWM2 (O) 91 106 4690.0 5057.5 I/O/Z PU
Output Pin #2
GPIO or PWM
GPIOA2 PWM3 (O) 92 107 4566.0 5057.5 I/O/Z PU
Output Pin #3
GPIO or PWM
GPIOA3 PWM4 (O) 93 108 4442.1 5057.5 I/O/Z PU
Output Pin #4
GPIO or PWM
GPIOA4 PWM5 (O) 96 111 4070.1 5057.5 I/O/Z PU
Output Pin #5
GPIO or PWM
GPIOA5 PWM6 (O) 99 114 3766.6 5057.5 I/O/Z PU
Output Pin #6
GPIO or Timer 1
GPIOA6 T1PWM_T1CMP (I) 100 115 3642.7 5057.5 I/O/Z PU
Output
GPIO or Timer 2
GPIOA7 T2PWM_T2CMP (I) 102 117 3394.7 5057.5 I/O/Z PU
Output
GPIO or Capture
GPIOA8 CAP1_QEP1 (I) 104 119 3185.9 5057.5 I/O/Z PU
Input #1
GPIO or Capture
GPIOA9 CAP2_QEP2 (I) 105 120 3061.9 5057.5 I/O/Z PU
Input #2
GPIO or Capture
GPIOA10 CAP3_QEPI1 (I) 107 122 2814.0 5057.5 I/O/Z PU
Input #3
GPIO or Timer
GPIOA11 TDIRA (I) 114 129 2073.2 5057.5 I/O/Z PU
Direction
GPIO or Timer Clock
GPIOA12 TCLKINA (I) 115 130 1949.2 5057.5 I/O/Z PU
Input
GPIO or Compare 1
GPIOA13 C1TRIP (I) 119 135 1368.4 5057.5 I/O/Z PU
Output Trip
GPIO or Compare 2
GPIOA14 C2TRIP (I) 120 136 1244.5 5057.5 I/O/Z PU
Output Trip
GPIO or Compare 3
GPIOA15 C3TRIP (I) 121 137 1120.5 5057.5 I/O/Z PU
Output Trip
GPIOB OR EVB SIGNALS
GPIO or PWM
GPIOB0 PWM7 (O) 44 51 5361.5 211.5 I/O/Z PU
Output Pin #7
GPIO or PWM
GPIOB1 PWM8 (O) 45 52 5361.5 302.1 I/O/Z PU
Output Pin #8
GPIO or PWM
GPIOB2 PWM9 (O) 46 53 5361.5 392.7 I/O/Z PU
Output Pin #9
GPIO or PWM
GPIOB3 PWM10 (O) 47 54 5361.5 483.2 I/O/Z PU
Output Pin #10
GPIO or PWM
GPIOB4 PWM11 (O) 48 55 5361.5 573.8 I/O/Z PU
Output Pin #11
GPIO or PWM
GPIOB5 PWM12 (O) 49 56 5361.5 664.4 I/O/Z PU
Output Pin #12
GPIO or Timer 3
GPIOB6 T3PWM_T3CMP (I) 52 59 5361.5 955.3 I/O/Z PU
Output
GPIO or Timer 4
GPIOB7 T4PWM_T4CMP (I) 54 61 5361.5 1169.9 I/O/Z PU
Output
(1) Typical drive strength of the output buffer for all pins [except TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins] is 4 mA typical.
(2) I = Input, O = Output, Z = High impedance
(3) PU = pin has internal pullup; PD = pin has internal pulldown
Copyright © 2009–2010, Texas Instruments Incorporated Introduction 23
Submit Documentation Feedback
Product Folder Link(s): SM320F2812-HT