Datasheet
ELECTRICAL CHARACTERISTICS
DAC8871
www.ti.com
............................................................................................................................................................. SBAS396A – JUNE 2007 – REVISED JUNE 2008
All specifications at T
A
= T
MIN
to T
MAX
, V
CC
= +15V, V
SS
= – 15V, V
REFH
= +10V, V
REFL
= – 10V, and V
DD
= +5V, unless
otherwise noted; specifications subject to change without notice.
DAC8871
PARAMETER CONDITIONS MIN TYP MAX UNIT
STATIC PERFORMANCE
Resolution 16 Bits
V
REFH
= 10V, V
REFL
= – 5V ± 0.75 ± 1 LSB
DAC8871B
Linearity error V
REFH
= 10V, V
REFL
= – 10V ± 1 ± 1.5 LSB
DAC8871 ± 1 ± 3 LSB
Differential linearity error ± 0.25 ± 1 LSB
Gain error T
A
= +25 ° C ± 0.5 2 LSB
Gain drift ± 0.1 ppm/ ° C
Bipolar zero error T
A
= +25 ° C ± 1 ± 4 LSB
Bipolar drift ± 0.1 ppm/ ° C
Zero code error T
A
= +25 ° C ± 0.5 ± 2 LSB
Zero code drift ± 0.05 ppm/ ° C
OUTPUT CHARACTERISTICS
Voltage output V
REFL
V
REFH
V
Output impedance 6.25 k Ω
Settling time To 1LSB of FS, C
L
= 15 pF 1 µ s
Slew rate
(1)
C
L
= 15pF 40 V/ µ s
Digital feedthrough
(2)
0.2 nV-s
Output noise T
A
= +25 ° C 10 nV/ √ Hz
Power supply rejection Supplies vary ± 10% 1 LSB
REFERENCE INPUT
V
REFH
Ref high input voltage range 0 +18 V
V
REFL
Ref low input voltage range – 18 V
REFH
– 1.25 V
Ref high input current 1.3 mA
Ref low input current – 1.3 mA
Reference input impedance
(3)
7.5 k Ω
Code = 0000h 75 pF
Reference input capacitance
Code = FFFFh 120 pF
DIGITAL INPUTS
V
DD
= +5V DGND 0.8 V
V
IL
Input low voltage
V
DD
= +3V DGND 0.6 V
V
DD
= +5V 2.6 V
DD
V
V
IH
Input high voltage
V
DD
= +3V 2.1 V
DD
V
Input current ± 1 µ A
Input capacitance 10 pF
(1) Slew Rate is measured from 10% to 90% of transition when the output changes from 0 to full scale.
(2) Digital feedthrough is defined as the impulse injected into the analog output from the digital input. It is measured when the DAC output
does not change; CS is held high, while SCLK and DIN signals are toggled. It is specified with a full-scale code change on the SDI bus
(that is, from all 0s to all 1s and vice versa).
(3) Reference input resistance is code-dependent, with a minimum at 8555h
Copyright © 2007 – 2008, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): DAC8871